A Single Layer Architecture to FPGA Implementation of BP Artificial Neural Network

被引：1
|
作者：
Liu Shoushan [1 ]
Chen Yan [1 ]
Xu Wenshang [1 ]
Zhang Tongjun [1 ]
机构：
[1] Shandong Univ Sci & Technol, Coll Informat & Elect Engn, Qingdao, Peoples R China
来源：
2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 2 | 2010年
关键词：
neural network; architecture; hardware implementation; FPGA;
D O I：
10.1109/CAR.2010.5456553
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Based on discussions of the hardware implementations of artificial neural network (ANN), the single layer architecture to FPGA of the back propagation artificial neural network (BP ANN) is proposed. To construct the single layer architecture, the computing blocks of BP ANN are presented. The construction of the single layer architecture is described. According the experiments of the implementation in FPGA and the defects classification in ultrasonic non destruction detection of carbon fibre reinforced plastic (CFRP), the single layer architecture of BP ANN performs well and can serve the applications.
引用
收藏
页码：258 / 264
页数：7
相关论文
共 50 条
  • [21] A Hybrid Architecture for Efficient FPGA-based Implementation of Multilayer Neural Network
    Lin, Zhen
    Dong, Yiping
    Li, Yan
    Watanabe, Takahiro
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 616 - 619
  • [22] A Parallel BP Neural Network Based on the FPGA
    Guo Yu-Hui
    Zhou De-Tai
    Qian Xiang-Ping
    Zeng Xian-Qiang
    MEASUREMENT TECHNOLOGY AND ITS APPLICATION, PTS 1 AND 2, 2013, 239-240 : 1541 - +
  • [23] Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm
    Dumesnil, Etienne
    Beaulieu, Philippe-Olivier
    Boukadoum, Mounir
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 365 - 369
  • [24] FPGA Design and Implementation Issues of Artificial Neural Network Based PID Controllers
    Gupta, Vikas
    Khare, K.
    Singh, R. P.
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 860 - +
  • [25] A single layer artificial neural network type architecture with molecular engineered bacteria for reversible and irreversible computing
    Sarkar, Kathakali
    Bonnerjee, Deepro
    Srivastava, Rajkamal
    Bagh, Sangram
    CHEMICAL SCIENCE, 2021, 12 (48) : 15821 - 15832
  • [26] Artificial neural network optimization for FPGA
    Bonnici, Mark
    Gaff, Edward J.
    Micallef, Joseph
    Grech, Ivan
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1340 - 1343
  • [27] Implementation of a Reconfigurable Neural Network in FPGA
    Oliveira, Janaina G. M.
    Moreno, Robson Luiz
    Dutra, Odilon de Oliveira
    Pimenta, Tales C.
    2017 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2017, : 41 - 44
  • [28] An FPGA-Based Performance Evaluation of Artificial Neural Network Architecture Algorithm for IoT
    Teodoro, Arthur A. M.
    Gomes, Otavio S. M.
    Saadi, Muhammad
    Silva, Bruno A.
    Rosa, Renata L.
    Rodriguez, Demostenes Z.
    WIRELESS PERSONAL COMMUNICATIONS, 2022, 127 (02) : 1085 - 1116
  • [29] An FPGA-Based Performance Evaluation of Artificial Neural Network Architecture Algorithm for IoT
    Arthur A. M. Teodoro
    Otávio S. M. Gomes
    Muhammad Saadi
    Bruno A. Silva
    Renata L. Rosa
    Demóstenes Z. Rodríguez
    Wireless Personal Communications, 2022, 127 : 1085 - 1116
  • [30] A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network
    Kim, Lok-Won
    Asaad, Sameh
    Linsker, Ralph
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (01)
12345