共 32 条
- [11] Evaluation of Heavy-Ion-Induced SEU Cross Sections of a 65-nm Thin BOX FD-SOI Flip-Flops Based on Stacked Inverter 2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 190 - 195
- [14] Analysis of SEU Radiation-Hardened Method About DICE-DFF and TMR-DFF Based on 65 nm Bulk CMOS Technology Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2022, 51 (03): : 458 - 463
- [17] A D-Band Multiplier-Based OOK Transceiver With Supplementary Transistor Modeling in 65-nm Bulk CMOS Technology IEEE ACCESS, 2019, 7 : 7783 - 7793
- [18] Simulation-Based Understanding of "Charge-Sharing Phenomenon" Induced by Heavy-Ion Incident on a 65nm Bulk CMOS Memory Circuit IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (01): : 47 - 50
- [20] Thermal Neutron- Induced Soft-Error Rates for Flip-flop Designs in 16-nm Bulk FinFET Technology 2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,