Comparison of heavy-ion induced SEU for D-and TMR-flip-flop designs in 65-nm bulk CMOS technology

被引:6
|
作者
He YiBai [1 ]
Chen ShuMing [1 ,2 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Hunan, Peoples R China
[2] Natl Univ Def Technol, Sci & Technol Parallel & Distributed Proc Lab, Changsha 410073, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
SEU; flip-flop; TMR; heavy-ion; frequency; SINGLE EVENT UPSETS; ERROR RATES; NM; COMBINATORIAL;
D O I
10.1007/s11432-014-5100-1
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Heavy ion experiments were performed on D flip-flop (DFF) and TMR flip-flop (TMRFF) fabricated in a 65-nm bulk CMOS process. The experiment results show that TMRFF has about 92% decrease in SEU cross-section compared to the standard DFF design in static test mode. In dynamic test mode, TMRFF shows much stronger frequency dependency than the DFF design, which reduces its advantage over DFF at higher operation frequency. At 160 MHz, the TMRFF is only 3.2x harder than the standard DFF. Such small improvement in the SEU performance of the TMR design may warrant reconsideration for its use in hardening design.
引用
收藏
页码:1 / 7
页数:7
相关论文
共 32 条
  • [11] Evaluation of Heavy-Ion-Induced SEU Cross Sections of a 65-nm Thin BOX FD-SOI Flip-Flops Based on Stacked Inverter
    Furuta, Jun
    Kojima, Kentaro
    Kobayashi, Kazutoshi
    2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 190 - 195
  • [12] Supply Voltage Dependence of Heavy Ion Induced SEEs on 65 nm CMOS Bulk SRAMs
    Wu, Qiong
    Li, Yuanqing
    Chen, Li
    He, Anlin
    Guo, Gang
    Baeg, Sang H.
    Wang, Haibin
    Liu, Rui
    Li, Lixiang
    Wen, Shi-Jie
    Wong, Richard
    Allman, Sidney
    Fung, Rita
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (04) : 1898 - 1904
  • [13] Technology Scaling Comparison of Flip-Flop Heavy-Ion Single-Event Upset Cross Sections
    Gaspard, N. J.
    Jagannathan, S.
    Diggins, Z. J.
    King, M. P.
    Wen, S-J.
    Wong, R.
    Loveless, T. D.
    Lilja, K.
    Bounasser, M.
    Reece, T.
    Witulski, A. F.
    Holman, W. T.
    Bhuva, B. L.
    Massengill, L. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4368 - 4373
  • [14] Analysis of SEU Radiation-Hardened Method About DICE-DFF and TMR-DFF Based on 65 nm Bulk CMOS Technology
    Li H.
    Yang B.
    Jiang Y.
    Gao L.
    Yang L.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2022, 51 (03): : 458 - 463
  • [15] Alpha-Particle and Focused-Ion-Beam-Induced Single-Event Transient Measurements in a Bulk 65-nm CMOS Technology
    Gadlage, Matthew J.
    Ahlbin, Jonathan R.
    Bhuva, Bharat L.
    Hooten, Nicholas C.
    Dodds, Nathaniel A.
    Reed, Robert A.
    Massengill, Lloyd W.
    Schrimpf, Ronald D.
    Vizkelethy, Gyorgy
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 1093 - 1097
  • [16] Alpha-Particle, Carbon-Ion and Proton-Induced Flip-Flop Single-Event-Upsets in 65 nm Bulk Technology
    Wissel, Larry
    Cannon, Ethan H.
    Heidel, David F.
    Gordon, Michael S.
    Rodbell, Kenneth P.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) : 3375 - 3380
  • [17] A D-Band Multiplier-Based OOK Transceiver With Supplementary Transistor Modeling in 65-nm Bulk CMOS Technology
    Suh, Bohee
    Lee, Hyunkyu
    Kim, Sooyeon
    Jeon, Sanggeun
    IEEE ACCESS, 2019, 7 : 7783 - 7793
  • [18] Simulation-Based Understanding of "Charge-Sharing Phenomenon" Induced by Heavy-Ion Incident on a 65nm Bulk CMOS Memory Circuit
    Maru, Akifumi
    Matsuda, Akifumi
    Kuboyama, Satoshi
    Yoshimoto, Mamoru
    IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (01): : 47 - 50
  • [19] Single Event Upset Sensitivity of D-Flip Flop: Comparison of PDSOI With Bulk Si at 130 nm Technology Node
    Zhang, Leqing
    Xu, Jialing
    Fan, Shuang
    Dai, Lihua
    Bi, Dawei
    Lu, Jian
    Hu, Zhiyuan
    Zhang, Mengying
    Zhang, Zhengxuan
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (01) : 683 - 688
  • [20] Thermal Neutron- Induced Soft-Error Rates for Flip-flop Designs in 16-nm Bulk FinFET Technology
    Zhang, H.
    Jiang, H.
    Brockman, J. D.
    Assis, T. R.
    Fan, X.
    Bhuva, B. L.
    Narasimham, B.
    Wen, S. -J.
    Wong, R.
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,