Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques

被引:0
|
作者
ZamanZadeh, Sharareh [1 ]
Najibi, Mehrdad [1 ]
Pedram, Hossein [1 ]
机构
[1] Amirkabir Univ Technol, Tehran, Iran
来源
ADVANCES IN COMPUTER SCIENCE AND ENGINEERING | 2008年 / 6卷
关键词
Compiler techniques; Optimization; High level synthesis of asynchronous circuits;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The effectiveness of traditional compiler techniques employed in high-level synthesis of synchronous circuits aiming to present a generic code is studied for asynchronous synthesis by considering the special features of these circuits. The compiler methods can be used innovatively to improve the synthesis results in both power consumption and area. The compiler methods like speculation, loop invariant code motion and condition expansion are applicable in decreasing mass of handshaking circuits and intermediate modules. Moreover, they eliminate conditional access to variables and ports and reducing the amount of completion detection circuits. The approach is Superimposed on to Persia synthesis toolset as a presynthesis source-to-source transformation phase, and results shows on average 22% improvement in terms of area and 24% in power consumption for asynchronous benchmarks.
引用
收藏
页码:951 / 954
页数:4
相关论文
共 50 条
  • [41] A structural encoding technique for the synthesis of asynchronous circuits
    Carmona, J
    Cortadella, J
    Pastor, E
    FUNDAMENTA INFORMATICAE, 2002, 50 (02) : 135 - 154
  • [42] ILP models for the synthesis of asynchronous control circuits
    Carmona, J
    Cortadella, J
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 818 - 825
  • [43] High level synthesis of timed asynchronous circuits
    Yoneda, T
    Matsumoto, A
    Kato, M
    Myers, C
    11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 178 - 189
  • [44] Optimization Concepts for Self-Healing Asynchronous Circuits
    Panhofer, Thomas
    Friesenbichler, Werner
    Delvai, Martin
    PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 62 - 67
  • [46] DFT techniques and automation for asynchronous NULL conventional logic circuits
    Satagopan, Venkat
    Bhaskaran, Bonita
    Al-Assadi, Waleed K.
    Smith, Scott C.
    Kakarla, Sindhu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1155 - 1159
  • [47] Asynchronous Optimization Techniques for Distributed Computing Applications
    Reisch, Raphael-Elias
    Weber, Jens
    Laroque, Christoph
    Schroeder, Christian
    48TH ANNUAL SIMULATION SYMPOSIUM (ANSS 2015), 2015, : 49 - 56
  • [48] Automatic synthesis of hashing function circuits using evolutionary techniques
    Damiani, E
    Tettamanzi, GB
    Liberali, V
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 42 - 45
  • [49] Frequency response verification of analog circuits using global optimization techniques
    Seshadri, S
    Abraham, JA
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (05): : 395 - 408
  • [50] Frequency Response Verification of Analog Circuits Using Global Optimization Techniques
    Suresh Seshadri
    Jacob A. Abraham
    Journal of Electronic Testing, 2001, 17 : 395 - 408