Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques

被引:0
|
作者
ZamanZadeh, Sharareh [1 ]
Najibi, Mehrdad [1 ]
Pedram, Hossein [1 ]
机构
[1] Amirkabir Univ Technol, Tehran, Iran
来源
ADVANCES IN COMPUTER SCIENCE AND ENGINEERING | 2008年 / 6卷
关键词
Compiler techniques; Optimization; High level synthesis of asynchronous circuits;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The effectiveness of traditional compiler techniques employed in high-level synthesis of synchronous circuits aiming to present a generic code is studied for asynchronous synthesis by considering the special features of these circuits. The compiler methods can be used innovatively to improve the synthesis results in both power consumption and area. The compiler methods like speculation, loop invariant code motion and condition expansion are applicable in decreasing mass of handshaking circuits and intermediate modules. Moreover, they eliminate conditional access to variables and ports and reducing the amount of completion detection circuits. The approach is Superimposed on to Persia synthesis toolset as a presynthesis source-to-source transformation phase, and results shows on average 22% improvement in terms of area and 24% in power consumption for asynchronous benchmarks.
引用
收藏
页码:951 / 954
页数:4
相关论文
共 50 条
  • [31] Modelling, analysis and synthesis of asynchronous control circuits using Petri nets
    Yakovlev, AV
    Koelmans, AM
    Semenov, A
    Kinniment, DJ
    INTEGRATION-THE VLSI JOURNAL, 1996, 21 (03) : 143 - 170
  • [32] Pre-synthesis queue size estimation of streaming data flow graphs
    Mondal, S.
    Memik, S. O.
    Bellas, N.
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 325 - +
  • [33] Asynchronous techniques for digital MESFET gallium arsenide circuits
    Eshraghian, K
    Lachowicz, S
    DESIGN, CHARACTERIZATION, AND PACKAGING FOR MEMS AND MICROELECTRONICS, 1999, 3893 : 274 - 283
  • [34] Enhanced stability and dechlorination activity of pre-synthesis stabilized nanoscale FePd particles
    Sakulchaicharoen, Nataphan
    O'Carroll, Denis M.
    Herrera, Jose E.
    JOURNAL OF CONTAMINANT HYDROLOGY, 2010, 118 (3-4) : 117 - 127
  • [35] Hardening techniques against transient faults for asynchronous circuits
    Monnet, Y
    Renaudin, M
    Leveugle, R
    11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 129 - 134
  • [36] Asynchronous BSP model and optimization techniques
    Liu, Fang-Ai
    Liu, Zhi-Yong
    Qiao, Xiang-Zhen
    Jisuanji Xuebao/Chinese Journal of Computers, 2002, 25 (04): : 373 - 380
  • [37] Redesigning OP2 Compiler to Use HPX Runtime Asynchronous Techniques
    Khatami, Zahra
    Kaiser, Hartmut
    Ramanujam, J.
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 1198 - 1207
  • [38] Pre-Synthesis Evaluation of Digital Bus Micro-Architectures<bold> </bold>
    Garcia-Ramirez, R.
    Chacon-Rodriguez, A.
    Strydis, C.
    Rimolo-Donadio, R.
    2020 IEEE 3RD CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS IN LATIN AMERICA (PRIME-LA), 2020,
  • [39] Compiler and runtime techniques for software transactional memory optimization
    Wu, Peng
    Michael, Maged M.
    von Praun, Christoph
    Nakalke, Takuya
    Bordawekar, Rajesh
    Cain, Harold W.
    Cascaval, Calin
    Chatterjee, Siddhartha
    Chiras, Stefame
    Hou, Rui
    Mergen, Mark
    Shen, Xiaowei
    Spear, Michael F.
    Wang, Hua Yong
    Wang, Kun
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2009, 21 (01): : 7 - 23
  • [40] A structural encoding technique for the synthesis of asynchronous circuits
    Carmona, J
    Cortadella, J
    Pastor, E
    SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 157 - 166