A 23mW 24GS/s 6b Time-Interleaved Hybrid Two-Step ADC in 28nm CMOS

被引：0
|
作者：
Xu, Benwei [1 ]
Zhou, Yuan [1 ]
Chiu, Yun [1 ]
机构：
[1] Univ Texas Dallas, Richardson, TX 75083 USA
来源：
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present a power-and area-efficient 24GS/s, 6b, 16-way time-interleaved (TI) ADC array, featuring a voltage-time (v/t) hybrid two-step structure for high-speed and low-power operation, a crosstalk-free SAR DAC topology and a non-hierarchical sampling frontend obviating reference and input buffers, respectively, for power and area savings. Background timing-skew calibration via dithering a reference ADC is also reported. Fabricated in 28nm CMOS, the prototype ADC array consumes 23mW at 24GS/s and measures an SNDR/SFDR of 35/54dB for a low-frequency input and 29/41dB for a Nyquist input, respectively. The core area of the ADC is 0.03mm(2)
引用
收藏
页数：2
相关论文
共 50 条
  • [31] A 5GS/s 150mW 10b SHA-Less Pipelined/SAR Hybrid ADC in 28nm CMOS
    Brandolini, Massimo
    Shin, Young
    Raviprakash, Karthik
    Wang, Tao
    Wu, Rong
    Geddada, Hemasundar M.
    Ko, Yen-Jen
    Ding, Yen
    Huang, Chun-Sheng
    Shih, Wei-Ta
    Hsieh, Ming-Hung
    Chou, Wei-Te
    Li, Tianwei
    Shrivastava, Ayaskant
    Chen, Yi-Chun
    Hung, Juo-Jung
    Cusmai, Giuseppe
    Wu, Jiangfeng
    Zhang, Mo M.
    Unruh, Greg
    Venes, Ardie
    Sen Huang, Hung
    Chen, Chun-Ying
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 468 - +
  • [32] An 8GS/s Time-Interleaved SAR ADC with Unresolved Decision Detection Achieving-58dBFS Noise and 4GHz Bandwidth in 28nm CMOS
    Keane, John P.
    Guilar, Nathaniel J.
    Stepanovic, Dusan
    Wuppermann, Bernd
    Wu, Charles
    Tsang, Cheongyuen W.
    Neff, Robert
    Nishimura, Ken
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 284 - 284
  • [33] 32Gb/s 28nm CMOS Time-Interleaved Transmitter Compatible with NRZ Receiver with DFE
    Ogata, Yuuki
    Hidaka, Yasuo
    Koyanagi, Yoichi
    Akiya, Sadanori
    Terao, Yuji
    Suzuki, Kosuke
    Kashiwa, Keisuke
    Suzuki, Masanobu
    Tamura, Hirotaka
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 40 - U1255
  • [34] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC with Digital Background Calibration
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 159 - +
  • [35] A 5.5mW 6b 5GS/s 4x-Interleaved 3b/cycle SAR ADC in 65nm CMOS
    Chan, Chi-Hang
    Zhu, Yan
    Sin, Sai-Weng
    Seng-Pan, U.
    Martins, R. P.
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 466 - +
  • [36] A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS
    Tai, Hung-Yen
    Tsai, Cheng-Hsueh
    Tsai, Pao-Yang
    Chen, Hung-Wei
    Chen, Hsin-Shu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (05) : 339 - 343
  • [37] A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS
    Meng, Xiangyu
    Kong, Weihao
    Yang, Haifeng
    Li, Yecong
    Li, Xuan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [38] A 10-Bit 2.5-GS/s Two-Step ADC With Selective Time-Domain Quantization in 28-nm CMOS
    Liu, Maliang
    Zhang, Chenxi
    Liu, Shubin
    Li, Dengquan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (03) : 1091 - 1101
  • [39] A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13 μm CMOS
    Louwsma, Simon M.
    van Tuifl, A. J. M.
    Vertregt, Maarten
    Nauta, Bram
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 778 - 786
  • [40] A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC
    Limotyrakis, S
    Kulchycki, SD
    Su, DK
    Wooley, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1057 - 1067
12345