On the design of low-voltage, low-power CMOS analog multipliers for RF applications

被引：8
|
作者：
Debono, CJ
Maloberti, F
Micallef, J
机构：
[1] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
[2] Univ Malta, Dept Microelectron, Msida, Malta
[3] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
[4] Univ Malta, Dept Microelect, Msida, Malta
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2002年 / 10卷 / 02期
关键词：
analog multiplier; CMOS RF; low power; low voltage;
D O I：
10.1109/92.994995
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Novel low-voltage, low-power techniques in the design of portable wireless communication systems are required. Two system examples of low-power analog multipliers operating from a 1.2 V supply are presented. These proposed structures achieve the required multiplication function by using current processing. The circuits were fabricated using standard double-poly CMOS processes for a 900 MHz application. Measurement results of the prototypes are comparable to other higher voltage designs.
引用
收藏
页码：168 / 174
页数：7
相关论文
共 50 条
  • [41] Low-voltage low-power CMOS programmable gain amplifier
    Calvo, B.
    Sanz, M. T.
    Celma, S.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 101 - +
  • [42] Low-voltage low-power CMOS IF programmable gain amplifier
    Calvo, B.
    Celma, S.
    Sanz, M. T.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 276 - +
  • [43] High Temperature RF Behavior of SOI MOSFETs for Low-Power Low-Voltage Applications
    Emam, M.
    Vanhoenacker-Janvier, D.
    Anil, K.
    Ida, J.
    Raskin, J. -P.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 139 - +
  • [44] MOSFET TECHNOLOGY FOR LOW-VOLTAGE LOW-POWER APPLICATIONS
    FOTY, DP
    NOWAK, EJ
    IEEE MICRO, 1994, 14 (03) : 68 - 77
  • [45] Design and Optimization of Integrated Low-Voltage Low-Power Monolithic CMOS Charge Pumps
    Su, Ling
    Ma, Dongsheng
    2008 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION, VOLS 1-3, 2008, : 43 - 48
  • [46] Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design
    Leung, KN
    Mok, PKT
    Ki, WH
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 616 - 619
  • [47] Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design
    Leung, Ka Nang
    Mok, Philip K.T.
    Ki, Wing Hung
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [48] On the design of low-voltage low-power bulk-driven CMOS Current Conveyors
    Khateb, Ahmad
    Biolek, Dalibor
    Novacek, Kamil
    2006 29TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, 2006, : 168 - +
  • [49] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
    Berg, Yngvar
    Mirmotahari, Omid
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
  • [50] Charge-pump assisted low-power/low-voltage CMOS opamp design
    Zhou, J
    Ziazadeh, RM
    Ng, HH
    Ng, HT
    Allstot, DJ
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 108 - 109
12345