High-performance energy-efficient D-flip-flop circuits

被引：53
|
作者：
Ko, UM [1 ]
Balsara, PT
机构：
[1] Texas Instruments Inc, Dallas, TX 75266 USA
[2] Univ Texas, Dept Elect Engn, Richardson, TX 75083 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2000年 / 8卷 / 01期
关键词：
circuit optimization; D-flip-flop; energy efficient; high performance;
D O I：
10.1109/92.820765
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper investigates performance, power and energy efficiency of several CMOS master-slave D-flip-flops (DFF's). To improve performance and energy efficiency, a push-pull DFF and a push-pull isolation DFF are proposed, Among the five DFF's compared, the proposed push-pull isolation circuit is found to be the fastest with the best energy efficiency, Effects of using a double-pass-transistor logic (DPL) circuit and tri-state push-pull driver are also studied, Last, metastability characteristics of the five DFF's are also analyzed.
引用
收藏
页码：94 / 98
页数：5
相关论文
共 50 条
  • [31] Energy-efficient high-performance parallel and distributed computing
    Khan, Samee Ullah
    Bouvry, Pascal
    Engel, Thomas
    JOURNAL OF SUPERCOMPUTING, 2012, 60 (02): : 163 - 164
  • [32] High-Performance Energy-Efficient Multicore Embedded Computing
    Munir, Arslan
    Ranka, Sanjay
    Gordon-Ross, Ann
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (04) : 684 - 700
  • [33] Process Variation Aware D-Flip-Flop Design using Regression Analysis
    Nishizawa, Shinichi
    Onodera, Hidetoshi
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 88 - 93
  • [34] Energy-efficient high-performance parallel and distributed computing
    Samee Ullah Khan
    Pascal Bouvry
    Thomas Engel
    The Journal of Supercomputing, 2012, 60 : 163 - 164
  • [35] Flexible processor based on full-adder/D-flip-flop merged module
    Sakaidani, S
    Miyamoto, N
    Ohmi, T
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 35 - 36
  • [36] Analytical Study Of High Performance Flip-flop Circuits Based On Performance Measurements
    Raghav, Neha
    Bansal, Malti
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1543 - 1548
  • [37] D-FLIP-FLOP WITH A PROGRAMMABLE DELAY WITH POWER-CONSUMPTION FOR IMPLEMENTATION IN SMART SENSORS
    RUTKA, MJ
    WOLFFENBUTTEL, RF
    SENSORS AND ACTUATORS A-PHYSICAL, 1993, 37-8 : 600 - 606
  • [38] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Mirzaee, Reza Faghih
    Zare, Mahdi
    MICROELECTRONICS JOURNAL, 2021, 113
  • [39] High-performance quaternary latch and D-Type flip-flop with selective outputs
    Safipoor, Fatemeh
    Faghih Mirzaee, Reza
    Zare, Mahdi
    Microelectronics Journal, 2021, 113
  • [40] Concurrent flip-flop and repeater insertion for high performance integrated circuits
    Cocchini, P
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 268 - 273
12345