Design and Evaluation of a System-on-Chip based Modulator

被引：0
|
作者：
Singh, Vinita [1 ,2 ]
Manikandan, J. [1 ,2 ]
机构：
[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India
[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India
来源：
2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年
关键词：
FPGA; Modulators; System-on-Chip;
D O I：
10.1109/wispnet45539.2019.9032847
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.
引用
收藏
页码：13 / 17
页数：5
相关论文
共 50 条
  • [41] Multimedia terminal system-on-chip design and simulation
    Barbieri, I
    Bariani, M
    Scotto, A
    Raggio, M
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (16) : 2694 - 2700
  • [42] Multimedia Terminal System-on-Chip Design and Simulation
    Ivano Barbieri
    Massimo Bariani
    Alessandro Scotto
    Marco Raggio
    EURASIP Journal on Advances in Signal Processing, 2005
  • [43] Configurable processors and the evolution of system-on-chip design
    Maydan, DE
    ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 37 - 37
  • [44] A pragmatic perspective on UML for system-on-chip design
    Indrusiak, Leandro Soares
    NORCHIP 2005, PROCEEDINGS, 2005, : 169 - 171
  • [45] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
    Hu Yue-li
    Ding Qian
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
  • [46] Extensible and configurable processors for system-on-chip design
    Nurmi, Jari
    Leibson, Steve
    Campi, Fabio
    Panis, Christian
    ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 45 - +
  • [47] Constrained algorithmic IP design for system-on-chip
    Coussy, P.
    Casseau, E.
    Bomel, P.
    Baganne, A.
    Martin, E.
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 94 - 105
  • [48] Reconfigurable System-On-Chip Design Using FPGA
    Muralikrishna, B.
    Madhumati, G. L.
    Khan, Habibulla
    Deepika, K. Gnana
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [49] Design methodology of a configurable system-on-chip architecture
    Wallner, S
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 283 - 284
  • [50] System-on-chip design: Impact on education and research
    De Man, H
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (03): : 11 - 19
12345