Design and Evaluation of a System-on-Chip based Modulator

被引：0

作者：

Singh, Vinita ^{[1
,2
]}

Manikandan, J. ^{[1
,2
]}

机构：

[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

来源：

2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年

关键词：

FPGA; Modulators; System-on-Chip;

D O I：

10.1109/wispnet45539.2019.9032847

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.

引用

页码：13 / 17

页数：5

共 50 条

[31] Efficient bus architecture for system-on-chip design
Cordan, Bill
Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
[32] System-on-chip design beyond 50 GHz
Voinigescu, SP
Gordon, M
Lee, C
Yao, T
Mangan, A
Yau, K
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 10 - 13
[33] Mitigating Soft Errors in System-on-chip Design
Yu, Hai
Fan Xiaoya
PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 1260 - +
[34] FPGA-based many-core System-on-Chip design
Baklouti, M.
Marquet, Ph.
Dekeyser, J. L.
Abid, M.
MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 302 - 312
[35] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
Phanibhushana, Bharath
Kundu, Sandip
2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
[36] Design of a system-on-chip for ECG signal processing
Chang, MC
Lin, ZX
Chang, CW
Chan, HL
Feng, WS
PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 441 - 444
[37] Experiences from System-on-Chip design courses
Matilainen, Lauri
Salminen, Erno
Hamalainen, Timo D.
10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 37 - 42
[38] On core and more: A design perspective for system-on-chip
Meyr, H
SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 60 - 63
[39] On the use of C++ for system-on-chip design
Verkest, D
Cockx, J
Potargent, F
de Jong, G
De Man, H
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 42 - 47
[40] Design of a configurable system-on-chip for audio application
Tan, Honghe
Sun, Yihe
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 740 - 743

← 1 2 3 4 5 →