Electrothermal coupling analysis of current crowding and Joule heating in flip-chip packages

被引:38
|
作者
Lai, Yi-Shao [1 ]
Kao, Chin-Li [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung 811, Taiwan
关键词
D O I
10.1016/j.microrel.2005.08.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Solder bumps serve as electrical paths as well as structural support in a flip-chip package assembly. Owing to the differences of feature sizes and electric resistivities between a solder bump and its adjacent traces, current densities around the regions where traces connect the solder bump increase in a significant amount. This current crowding effect along with the induced Joule heating would accelerate fatigue failure due to electromigration. In this paper we apply the three-dimensional electrothermal coupling analysis to investigate current crowding and Joule heating in a flip-chip package assembly carrying different constant electric currents under different ambient temperatures. Experiments are conducted to calibrate temperature-dependent electric resistivities of solder alloy, Al trace, and Cu trace, and to verify the numerical model by comparing calculated and measured maximum temperatures on the die surface. Through the electrothermal coupling analysis, effects of current crowding and Joule heating induced by different solder bump structures are examined and compared. (c) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1357 / 1368
页数:12
相关论文
共 50 条
  • [21] Warpage Analysis of Flip-Chip PBGA Packages Subject to Thermal Loading
    Tsai, Ming-Yi
    Chang, Hsing-Yu
    Pecht, Michael
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 419 - 424
  • [22] Singular stress fields at corners in flip-chip packages
    Lu, Nanshu
    Zhang, Zhen
    Yoon, Juil
    Suo, Zhigang
    ENGINEERING FRACTURE MECHANICS, 2012, 86 : 38 - 47
  • [23] Design issues for flip-chip ICs in multilayer packages
    Frye, RC
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 259 - 264
  • [24] Reliability of Fine-Pitch Flip-Chip Packages
    Banijamali, Bahareh
    Mohammed, Ilyas
    Savalia, Piyush
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 293 - 300
  • [25] The availability of the thermal resistance model in flip-chip packages
    Lee, Woong Sun
    Byun, Kwang Yoo
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 410 - 414
  • [26] A Theoretical Solution for Thermal Warpage of Flip-Chip Packages
    Tsai, Ming-Yi
    Wang, Yu-Wen
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 72 - 78
  • [27] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [28] Assembly and reliability of "large die" flip-chip chip scale packages
    Gaffney, K
    Erich, R
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 137 - 142
  • [29] Analysis and modeling verification for thermal-mechanical deformation in flip-chip packages
    Zhao, JH
    Dai, X
    Ho, PS
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 336 - 344
  • [30] Analysis of chip/bump/ceramic interface of flip-chip bonded LED directly on ceramic packages
    Department of Science and Engineering, Yamaguchi University, Yamaguchi, Japan
    J. Light Vis. Environ., 2008, 2 (234-237):