A cellular structure for a versatile Reed-Solomon decoder

被引：13

作者：

Shayan, YR ^{[1
]}

LeNgoc, T ^{[1
]}

机构：

[1] CONCORDIA UNIV,DEPT ELECT & COMP ENGN,MONTREAL,PQ H3G 1M8,CANADA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1997年 / 46卷 / 01期

关键词：

cellular structure; comparison of RS decoding structures; time domain RS decoder; versatile RS decoder; VLSI;

D O I：

10.1109/12.559805

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new cellular structure for a versatile Reed-Solomon (RS) decoder is introduced based on time domain decoding algorithm. The time domain decoding algorithm is restructured to be suitable for introducing the cellular structure. The main advantages of this structure are its versatility and very simple cellular structure. By versatile decoder we mean a decoder that can be programmed to decode any (n, k) RS code defined in Galois field 2(m) with a fixed block length n and a fixed symbol size m. This decoder can correct both errors and erasures for any message length k. The introduced decoder is cellular and has a very simple structure and hence it is suitable for VLSI designs.

引用

页码：80 / 85

页数：6

共 50 条

[21] VLSI design of Reed-Solomon decoder architectures
Lee, H
Yu, ML
Song, LL
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 705 - 708
[22] Stochastic Chase Decoder for Reed-Solomon Codes
Heloir, Romain
Leroux, Camille
Hemati, Saied
Arzel, Matthieu
Gross, Warren J.
2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 5 - 8
[23] Soft IP compiler for a Reed-Solomon decoder
Park, JK
Kim, JT
ETRI JOURNAL, 2003, 25 (05) : 305 - 314
[24] A VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER
SHAO, HM
TRUONG, TK
DEUTSCH, LJ
YUEN, JH
REED, IS
IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (05) : 393 - 403
[25] Implementation of high speed Reed-Solomon decoder
Kim, DS
Choi, JC
Chung, DJ
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 808 - 812
[26] Optimization Design of Reed-Solomon Decoder Based on FPGA
Tong, Liu
Chuan, Zhang
2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 368 - 371
[27] A parallel reed-solomon decoder on the imagine stream processor
Wen, M
Zhang, CY
Wu, N
Li, HY
Li, L
PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, PROCEEDINGS, 2004, 3358 : 28 - 33
[28] ARCHITECTURE OF A HIGH-SPEED REED-SOLOMON DECODER
IWAKI, T
TANAKA, T
YAMADA, E
OKUDA, T
SASADA, T
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (01) : 75 - 81
[29] High speed Reed-Solomon decoder with pipeline architecture
Kavian, YS
Falahati, A
Khayatzadeh, A
Naderi, M
2005 International Conference on Wireless and Optical Communications Networks, 2005, : 415 - 419
[30] A low-complexity Reed-Solomon decoder for GPON
Xie, Jun
Tu, Xiaodong
Yuan, Songxin
Hu, Gang
2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2488 - 2492

← 1 2 3 4 5 →