Modeling and simulation of single-electron Multi Tunnel Junction Memory

被引：0

作者：

Le Royer, C. ^{[1
]}

Le Carval, G. ^{[1
]}

Sanquer, M. ^{[1
]}

Fraboulet, D. ^{[1
]}

机构：

[1] CEA GRE, LETI DTS, CEA DRT, F-38054 Grenoble 9, France

来源：

ICCN 2002: INTERNATIONAL CONFERENCE ON COMPUTATIONAL NANOSCIENCE AND NANOTECHNOLOGY | 2002年

关键词：

modeling; simulation; nanocrystal memory; double tunnel junction; quantum confinement;

D O I：

暂无

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

For optimization of Quantum-Dot-based Multi Tunnel Junction Memory (MTJM) [1], we propose an original compact model validated by physical simulations. We analyze the impact of physical and technological parameters (Temperature, dots density, geometries...) on writing and retention characteristics of the MUM cell, and so we show that this concept could be an alternative for Advanced DRAM Applications (for the 50 nm node predicted around 2011 by ITRS).

引用

页码：205 / 208

页数：4

共 50 条

[21] Nanowire single-electron memory
Thelander, C
Nilsson, HA
Jensen, LE
Samuelson, L
NANO LETTERS, 2005, 5 (04) : 635 - 638
[22] SINGLE-ELECTRON TUNNEL JUNCTION ARRAY - AN ELECTROSTATIC ANALOG OF THE JOSEPHSON TRANSMISSION-LINE
LIKHAREV, KK
BAKHVALOV, NS
KAZACHA, GS
SERDYUKOVA, SI
IEEE TRANSACTIONS ON MAGNETICS, 1989, 25 (02) : 1436 - 1439
[23] Single-electron device simulation
Scholze, A
Schenk, A
Fichtner, W
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (10) : 1811 - 1818
[24] SIMULATION OF SINGLE-ELECTRON CIRCUITS
ROSNER, W
HOFMANN, F
VOGELSANG, T
RISCH, L
MICROELECTRONIC ENGINEERING, 1995, 27 (1-4) : 55 - 58
[25] Single-electron circuit simulation
Amakawa, S
Majima, H
Fukui, H
Fujishima, M
Hoh, K
IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (01) : 21 - 29
[26] Design and simulation of a single-electron random-access memory array
Karafyllidis, L
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (09) : 1370 - 1375
[27] Simulation of Silicon-Dot-Based Single-Electron Memory Devices
Kluepfel, F. J.
Burenkov, A.
Lorenz, J.
2016 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2016, : 237 - 240
[28] A simple model of a single-electron floating dot memory for circuit simulation
Amakawa, S
Kanda, K
Fujishima, M
Hoh, K
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1999, 38 (1B): : 429 - 432
[29] Room-temperature single-electron junction
Facci, P
Erokhin, V
Carrara, S
Nicolini, C
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 1996, 93 (20) : 10556 - 10559
[30] Silicon single-electron memory structure
Stone, N.J.
Ahmed, H.
Microelectronic Engineering, 1998, 41-42 : 511 - 514

← 1 2 3 4 5 →