eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip

被引：0

作者：

Beldachi, Arash Farhadi ^{[1
]}

Hollis, Simon ^{[2
]}

Nunez-Yanez, Jose L. ^{[1
]}

机构：

[1] Univ Bristol, Dept Elect Engn, Bristol BS8 1TH, Avon, England

[2] Univ Bristol, Dept Comp Sci, Bristol BS8 1TH, Avon, England

来源：

IET COMPUTERS AND DIGITAL TECHNIQUES | 2014年 / 8卷 / 03期

基金：

英国工程与自然科学研究理事会;

关键词：

field programmable gate arrays; mesh generation; network-on-chip; topology; eXtended Torus routing algorithm for networks-on-chip; inner-torus building blocks; nonregular global topologies; FPGA; XTRANC algorithm; mesh topology; application behaviour; resource availability; PERFORMANCE;

D O I：

10.1049/iet-cdt.2013.0087

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a novel routing algorithm called eXtended Torus routing algorithm for networks-on-chip (XTRANC) which supports topologyies based on a variable number and size of inner-torus building blocks. The inner-tori partition a traditional mesh network into an arbitrary number of sub-networks to increase the mesh performance. The sub-networks can generate non-regular global topologies which are also supported by the XTRANC algorithm. XTRANC is especially suitable for dynamically reconfigurable networks mapped to commercial FPGAs in which additional links are added to the mesh topology at run-time to reduce congestion depending on application behaviour and resource availability. XTRANC allows the insertion of links as requested by different parts of the application without centralized control and this research shows that despite this dynamic behaviour the routing algorithm remains deadlock free.

引用

页码：148 / 162

页数：15

共 50 条

[21] Footprint: Regulating Routing Adaptiveness in Networks-on-Chip
Fu, Binzhang
Kim, John
44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), 2017, : 691 - 702
[22] FXY: A HIERARCHICAL ROUTING ALGORITHM TO BALANCE PERFORMANCE AND FAULT TOLERANCE IN NETWORKS-ON-CHIP
Fakhrali, Saleh
Zarandi, Hamid R.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (10)
[23] Custom Networks-on-Chip Architectures With Multicast Routing
Yan, Shan
Lin, Bill
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (03) : 342 - 355
[24] A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip
Valinataj, Mojtaba
Mohammadi, Siamak
Plosila, Juha
Liljeberg, Pasi
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 139 - 144
[25] DBAR: An Efficient Routing Algorithm to Support Multiple Concurrent Applications in Networks-on-Chip
Ma, Sheng
Jerger, Natalie Enright
Wang, Zhiying
ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2011, : 413 - 424
[26] Minimal fully adaptive fuzzy-based routing algorithm for Networks-on-Chip
Salehi, Nastaran
Khademzadeh, Ahmad
Dana, Arash
IEICE ELECTRONICS EXPRESS, 2011, 8 (13): : 1102 - 1108
[27] An Improved Minimal Multicast Routing Algorithm for Mesh-based Networks-on-Chip
Zhong, Ming
Wang, Zheng
Gu, Huaxi
Le Beux, Sebastien
2014 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2014, : 775 - 779
[28] A congestion-aware routing algorithm for mesh-based platform networks-on-chip
Taherkhani, N.
Akbar, R.
Safaei, F.
Moudi, M.
Microelectronics Journal, 2021, 114
[29] A congestion-aware routing algorithm for mesh-based platform networks-on-chip
Taherkhani, N.
Akbar, R.
Safaei, F.
Moudi, M.
MICROELECTRONICS JOURNAL, 2021, 114
[30] Routing in triple loop circulants: A case of networks-on-chip
Romanov, Aleksandr Yu
Starykh, Vladimir A.
HELIYON, 2020, 6 (07)

← 1 2 3 4 5 →