Modeling and Optimization of Multiground TSVs for Signals Shield in 3-D ICs

被引：37
|
作者：
Qu, Chenbing [1 ,2 ,3 ]
Ding, Ruixue [1 ,3 ,4 ]
Liu, Xiaoxian [1 ,5 ]
Zhu, Zhangming [1 ,4 ,6 ]
机构：
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
[2] North Univ China, Taiyuan, Peoples R China
[3] Xidian Univ, Microelect & Solid State Elect, Xian 710071, Peoples R China
[4] Xidian Univ, Sch MicroElect, Xian, Peoples R China
[5] Shaanxi Univ Sci & Technol, Elect Sci & Technol, Shaanxi, Peoples R China
[6] Xidian Univ, Microelect, Xian, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2017年 / 59卷 / 02期
基金：
中国国家自然科学基金;
关键词：
Coupling capacitance; crosstalk suppression; modeling; three-dimensional integrated circuits (3-D ICs); through-silicon via (TSV); THROUGH-SILICON-VIAS;
D O I：
10.1109/TEMC.2016.2608981
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an effective loop impedance extraction method and a model of a signal through-silicon via (TSV) surrounded by multiground TSVs. According to this method, the effective coupling substrate capacitances of multiground TSVs with different numbers and placements are calculated. Based on the calculated values of the resistance-inductance-capacitance-conductance (RLCG) parameters, the equivalent circuit and a two-port network model are established. The S-parameters of the model are validated by the simulated and measured results. Then, the effect of different patterns of ground TSVs on the central signal and coupling capacitance are discussed. Note that the hexagon pattern proposed in this paper can save the occupied area prominently without damaging the signal integrity. © 2016 IEEE.
引用
收藏
页码：461 / 467
页数：7
相关论文
共 50 条
  • [41] Study on shield behaviour by 3-D shield simulator
    Sugimoto, M
    Yoshiho, N
    Sramoon, A
    GEOTECHNICAL ASPECTS OF UNDERGROUND CONSTRUCTION IN SOFT GROUND, 2000, : 437 - 442
  • [42] Impact of high density TSVs on the assembly of 3D-ICs packaging
    Lee, C. C.
    Yang, T. F.
    Wu, C. S.
    Kao, K. S.
    Fang, C. W.
    Zhan, C. J.
    Lau, J. H.
    Chen, T. H.
    MICROELECTRONIC ENGINEERING, 2013, 107 : 101 - 106
  • [43] Modeling and Characterization of Carbon-Based Heterogeneous Interconnects for 3-D ICs
    Zhao, Wen-Sheng
    Liu, Yun-Fan
    Yong, Zheng
    Fang, Yuan
    Yin, Wen-Yan
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 154 - 157
  • [44] Design Quality Trade-Off Studies for 3-D ICs Built With Sub-Micron TSVs and Future Devices
    Kim, Dae Hyun
    Lim, Sung Kyu
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 240 - 248
  • [45] Crosstalk Analysis and Suppression for Differential TSVs in 3-D Integration
    Liu, Sheng
    Huang, Cheng
    Zhuang, Wei
    Tang, Wanchun
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 105 - 108
  • [46] A Study of Tapered 3-D TSVs for Power and Thermal Integrity
    Todri, Aida
    Kundu, Sandip
    Girard, Patrick
    Bosio, Alberto
    Dilillo, Luigi
    Virazel, Arnaud
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 306 - 319
  • [47] Impedance modeling and analysis of multi-pair P/G TSVs and solder balls in 3D ICs
    Zhang, Xingyu
    Zhou, Longzao
    Wu, Fengshun
    Li, Yuxuan
    Ding, Yinan
    Gao, Li
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [48] Thermal via planning for 3-D ICs
    Cong, J
    Zhang, Y
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 745 - 752
  • [49] Power Distribution Paths in 3-D ICs
    Pavlidis, Vasilis F.
    De Micheli, Giovanni
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 263 - 268
  • [50] Identification of Defective TSVs in Pre-Bond Testing of 3D ICs
    Noia, Brandon
    Chakrabarty, Krishnendu
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 187 - 194
12345