Modeling and Optimization of Multiground TSVs for Signals Shield in 3-D ICs

被引：37

作者：

Qu, Chenbing ^{[1
,2
,3
]}

Ding, Ruixue ^{[1
,3
,4
]}

Liu, Xiaoxian ^{[1
,5
]}

Zhu, Zhangming ^{[1
,4
,6
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China

[2] North Univ China, Taiyuan, Peoples R China

[3] Xidian Univ, Microelect & Solid State Elect, Xian 710071, Peoples R China

[4] Xidian Univ, Sch MicroElect, Xian, Peoples R China

[5] Shaanxi Univ Sci & Technol, Elect Sci & Technol, Shaanxi, Peoples R China

[6] Xidian Univ, Microelect, Xian, Peoples R China

来源：

IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2017年 / 59卷 / 02期

基金：

中国国家自然科学基金;

关键词：

Coupling capacitance; crosstalk suppression; modeling; three-dimensional integrated circuits (3-D ICs); through-silicon via (TSV); THROUGH-SILICON-VIAS;

D O I：

10.1109/TEMC.2016.2608981

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an effective loop impedance extraction method and a model of a signal through-silicon via (TSV) surrounded by multiground TSVs. According to this method, the effective coupling substrate capacitances of multiground TSVs with different numbers and placements are calculated. Based on the calculated values of the resistance-inductance-capacitance-conductance (RLCG) parameters, the equivalent circuit and a two-port network model are established. The S-parameters of the model are validated by the simulated and measured results. Then, the effect of different patterns of ground TSVs on the central signal and coupling capacitance are discussed. Note that the hexagon pattern proposed in this paper can save the occupied area prominently without damaging the signal integrity. © 2016 IEEE.

引用

页码：461 / 467

页数：7

共 50 条

[31] A universal and efficient equivalent modeling method for thermal analysis of 3D ICs containing tapered TSVs
Rao, Xixin
Song, Jianhao
Tian, Qing
Liu, Huizhong
Jin, Cheng
Xiao, Chengdi
INTERNATIONAL COMMUNICATIONS IN HEAT AND MASS TRANSFER, 2022, 136
[32] Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits
Savidis, Ioannis
Alam, Syed M.
Jain, Ankur
Pozder, Scott
Jones, Robert E.
Chatterjee, Ritwik
MICROELECTRONICS JOURNAL, 2010, 41 (01) : 9 - 16
[33] High-Frequency Electrical Modeling and Characterization of Differential TSVs for 3-D Integration Applications
Qu, Chenbing
Ding, Ruixue
Zhu, Zhangming
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (08) : 721 - 723
[34] Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs
Song, Taigon
Liu, Chang
Peng, Yarui
Lim, Sung Kyu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1636 - 1648
[35] A Built-In Method for Measuring the Delay of TSVs in 3D ICs
Wu, Han-Yu
Chen, Yong-Xiao
Li, Jin-Fu
2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
[36] Pre-Bond Probing of TSVs in 3D Stacked ICs
Noia, Brandon
Chakrabarty, Krishnendu
2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
[37] A Low Overhead Leakage Test Structure for TSVs of 3D ICs
Pei, Songwei
Geng, Ye
Jin, Yu
2016 2ND INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS - COMPUTING TECHNOLOGY, INTELLIGENT TECHNOLOGY, INDUSTRIAL INFORMATION INTEGRATION (ICIICII), 2016, : 166 - 169
[38] System-Level Analysis of 3D ICs with Thermal TSVs
Alqahtani, Ayed
Ren, Zongqing
Lee, Jaeho
Bagherzadeh, Nader
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
[39] Optimization and Analysis of Microchannels Under Complex Power Distribution in 3-D ICs
Song, Dongliang
Dong, Gang
Yao, Yitong
Zhu, Zhangming
Yang, Yintang
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (03): : 537 - 543
[40] Oscillation Ring Testing Methodology of TSVs in 3D Stacked ICs
Harb, Shadi M. S.
Eisenstadt, William
2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,

← 1 2 3 4 5 →