Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
收藏
页数:23
相关论文
共 50 条
  • [41] A FinFET SRAM cell design with BTI robustness at high supply voltages and high yield at low supply voltages
    Ebrahimi, Behzad
    Asadpour, Reza
    Afzali-Kusha, Ali
    Pedram, Massoud
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (12) : 2011 - 2024
  • [42] Power optimization in data-path scheduling and binding with multiple supply voltages and threshold voltages by simulated annealing
    Huang, JF
    Bian, JN
    Liu, ZP
    Wang, YF
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1370 - 1374
  • [43] Finding appropriate parameter voltages for driving a low-power analog silicon neuron circuit
    Tange, Atsuya
    Kohno, Takashi
    JOURNAL OF ROBOTICS NETWORKING AND ARTIFICIAL LIFE, 2018, 5 (01): : 71 - 74
  • [44] Finding appropriate parameter voltages for driving a low-power analog silicon neuron circuit
    Tange, Atsuya
    Kohno, Takashi
    ICAROB 2018: PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON ARTIFICIAL LIFE AND ROBOTICS, 2018, : 473 - 476
  • [45] Circuit sizing and supply-voltage selection for low-power digital circuit design
    Vratonjic, Milena
    Zeydel, Bart R.
    Oklobdzija, Vojin G.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 148 - 156
  • [46] A Low-Power CMOS Bandgap Voltage Reference for Supply Voltages Down to 0.5 V
    Ria, Andrea
    Catania, Alessandro
    Bruschi, Paolo
    Piotto, Massimo
    ELECTRONICS, 2021, 10 (16)
  • [47] A LOW-POWER VCO FOR LOW-LEVEL VOLTAGES
    SENGUPTA, RN
    ELECTRONIC ENGINEERING, 1991, 63 (776): : 24 - 24
  • [48] A 9-bit Low-Power Fully Differential SAR ADC Using Adaptive Supply and Reference Voltages
    Navidi, Seyedeh Masoumeh
    Ehsanian, Mehdi
    26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 205 - 210
  • [49] Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits
    Wang, Tian
    Cui, Xiaoxin
    Ni, Yewen
    Yu, Dunshan
    Cui, Xiaole
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 1922 - 1929
  • [50] A robust and low-power near-threshold SRAM in 10-nm FinFET technology
    Sina Sayyah Ensan
    Mohammad Hossein Moaiyeri
    Shaahin Hessabi
    Analog Integrated Circuits and Signal Processing, 2018, 94 : 497 - 506