Finding appropriate parameter voltages for driving a low-power analog silicon neuron circuit

被引：0

作者：

Tange, Atsuya ^{[1
]}

Kohno, Takashi ^{[2
]}

机构：

[1] Univ Tokyo, Dept Elect Engn & Informat Syst, Meguro Ku, 4-6-1 Komaba, Tokyo 1538505, Japan

[2] Univ Tokyo, Inst Ind Sci, Meguro Ku, 4-6-1 Komaba, Tokyo 1538505, Japan

来源：

JOURNAL OF ROBOTICS NETWORKING AND ARTIFICIAL LIFE | 2018年 / 5卷 / 01期

关键词：

neuromorphic hardware; neuromorphic chip; silicon neurons; analog VLSI;

D O I：

暂无

中图分类号：

TP24 [机器人技术];

学科分类号：

080202 ; 1405 ;

摘要：

This research focuses on a silicon neuron circuit designed utilizing a qualitative neuronal modeling approach. In this circuit, temperature, fabrication mismatch, and secondary effects of transistors cause the difference between the intended characteristics and those in the implemented circuits. Therefore, we have to tune the bias voltages for each neuron instance to realize the desired dynamical behavior after circuit implementation. We constructed an algorithm to automatically find appropriate values for the bias voltages.

引用

页码：71 / 74

页数：4

共 50 条

[1] Finding appropriate parameter voltages for driving a low-power analog silicon neuron circuit
Tange, Atsuya
Kohno, Takashi
ICAROB 2018: PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON ARTIFICIAL LIFE AND ROBOTICS, 2018, : 473 - 476
[2] A low-power adaptive integrate-and-fire neuron circuit
Indiveri, G
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 820 - 823
[3] Optimization Methods and Circuit Topologies for Low-Power Analog Filters
Neag, Marius
2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 11 - 16
[4] Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis
Mishra, Prateek
Muttreja, Anish
Jha, Niraj K.
2008 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2008, : 77 - 84
[5] A high-speed, low-power SOICMOS circuit with variable threshold voltages
Higuchi, H
Ikeda, T
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (05): : 20 - 28
[6] Delay optimal low-power circuit clustering for FPGAs with dual supply voltages
Chen, DM
Cong, J
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 70 - 73
[7] Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages
Mishra, Prateek
Muttreja, Anish
Jha, Niraj K.
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2009, 5 (02)
[8] Low-power CMOS implantable nerve signal analog processing circuit
Harb, A
Sawan, M
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 911 - 914
[9] Low-power Analog/RF Circuit Design based on the Inversion Coefficient
Enz, Christian
Chalkiadaki, Maria-Anna
Mangla, Anurag
ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 202 - 208
[10] Local field potential measurement with low-power analog integrated circuit
Harrison, RR
Santhanam, G
Shenoy, KV
PROCEEDINGS OF THE 26TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-7, 2004, 26 : 4067 - 4070

← 1 2 3 4 5 →