Finding appropriate parameter voltages for driving a low-power analog silicon neuron circuit

被引：0

作者：

Tange, Atsuya ^{[1
]}

Kohno, Takashi ^{[2
]}

机构：

[1] Univ Tokyo, Dept Elect Engn & Informat Syst, Meguro Ku, 4-6-1 Komaba, Tokyo 1538505, Japan

[2] Univ Tokyo, Inst Ind Sci, Meguro Ku, 4-6-1 Komaba, Tokyo 1538505, Japan

来源：

JOURNAL OF ROBOTICS NETWORKING AND ARTIFICIAL LIFE | 2018年 / 5卷 / 01期

关键词：

neuromorphic hardware; neuromorphic chip; silicon neurons; analog VLSI;

D O I：

暂无

中图分类号：

TP24 [机器人技术];

学科分类号：

080202 ; 1405 ;

摘要：

This research focuses on a silicon neuron circuit designed utilizing a qualitative neuronal modeling approach. In this circuit, temperature, fabrication mismatch, and secondary effects of transistors cause the difference between the intended characteristics and those in the implemented circuits. Therefore, we have to tune the bias voltages for each neuron instance to realize the desired dynamical behavior after circuit implementation. We constructed an algorithm to automatically find appropriate values for the bias voltages.

引用

页码：71 / 74

页数：4

共 50 条

[31] A LOW-POWER MULTIPHASE CIRCUIT TECHNIQUE
WATKINS, BG
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1967, SC 2 (04) : 213 - &
[32] Low Power and High Driving Capability of Amorphous Silicon Gate Driver Circuit
Chiang, Chien-Hsueh
Li, Yiming
JOURNAL OF DISPLAY TECHNOLOGY, 2016, 12 (01): : 55 - 61
[33] Low-power digital neuron for SOM implementations
Cambio, R
Hendry, DC
ELECTRONICS LETTERS, 2003, 39 (05) : 448 - 450
[34] Parameter Analysis of the Low-Power MCML
Zhang, Dan
Wu, Wei
Wang, Yifei
CIRCUITS, SYSTEM AND SIMULATION, 2011, 7 : 6 - 10
[35] A Low-Power, Digitally-Controlled, Multi-Stable, CMOS Analog Memory Circuit
Edwards, Melvin D., II
Al Maharmeh, Hamza
Sarhan, Nabil J.
Ismail, Mohammed
Alhawari, Mohammad
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 872 - 875
[36] Development of a low-power SAR ADC for analog front-end readout circuit of hydrophones
Liu, K.
Fang, S.
Wang, Y.
Huang, Z.
25TH ANNUAL CONFERENCE & 14TH INTERNATIONAL CONFERENCE OF THE CHINESE SOCIETY OF MICRO-NANO TECHNOLOGY, CSMNT 2023, 2024, 2740
[37] Analog Convolutional Operator Circuit for Low-Power Mixed-Signal CNN Processing Chip
Asghar, Malik Summair
Arslan, Saad
Kim, HyungWon
SENSORS, 2023, 23 (23)
[38] Challenges in Low-Power Analog Circuit Design for sub-28nm CMOS Technologies
Fahim, Amr
PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 123 - 126
[39] Low-power tunable analog circuit blocks based on nanoscale double-gate MOSFETs
Kaya, Savas
Hamed, Hesham F. A.
Starzyk, Janusz A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 571 - 575
[40] Low-Power Burst-Mode Clock Recovery Circuit Using Analog Phase Interpolator
Hayati, Hadi
Ehsanian, Mehdi
2014 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2014, : 120 - 123

← 1 2 3 4 5 →