Adaptive power management for the on-chip communication network

被引:0
|
作者
Liang, Guang [1 ]
Jantsch, Axel [2 ]
机构
[1] Univ Amsterdam, Kruislaan 403, Amsterdam, Netherlands
[2] Royal Inst Technol, Stockholm, Sweden
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An on-chip communication network is most power efficient when it operates just below the saturation point. For any given traffic load the network can be operated in this region by adjusting frequency and voltage. For a deflective routing network we propose the design of a central controller for dynamic frequency and voltage scaling. Given history information including the load and frequency in the network, the controller adjusts the frequency and voltage such that the network operates just below the saturation point. We provide control mechanisms for continuous and discrete frequency ranges. With a discrete frequency range and taking into account voltage switching delays, we evaluate the control mechanism under stochastic, smoothly varying and very bursty traffic. Experiments demonstrate that adaptive control is very effective in minimizing power consumption at reasonable performance. Compared with a fixed high frequency network, the adaptively controlled network is significantly more power efficient. We compare it to fixed frequency networks, which are either too slow exhibiting unbounded delays, or are dimensioned for the worst case with very high frequency and are very power hungry.
引用
收藏
页码:649 / +
页数:2
相关论文
共 50 条
  • [31] A New CDMA Encoding/Decoding Method for on-Chip Communication Network
    Wang, Jian
    Lu, Zhonghai
    Li, Yubai
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1607 - 1611
  • [32] On-chip communication architecture for OC-768 network processors
    Karim, F
    Nguyen, A
    Dey, S
    Rao, R
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 678 - 683
  • [33] ReliNoC: A Reliable Network for Priority-Based On-Chip Communication
    Kakoee, Mohammad Reza
    Bertacco, Valeria
    Benini, Luca
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 667 - 672
  • [34] Power analysis of system-level on-chip communication architectures
    Lahiri, K
    Raghunathan, A
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 236 - 241
  • [35] Power-Efficient Calibration and Reconfiguration for On-Chip Optical Communication
    Zheng, Yan
    Lisherness, Peter
    Gao, Ming
    Bovington, Jock
    Yang, Shiyuan
    Cheng, Kwang-Ting
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1501 - 1506
  • [36] A low latency and low power indirect topology for on-chip communication
    Gulzari, Usman Ali
    Khan, Sarzamin
    Sajid, Muhammad
    Anjum, Sheraz
    Torres, Frank Sill
    Sarjoughian, Hessam
    Gani, Abdullah
    PLOS ONE, 2019, 14 (10):
  • [37] Delay Optimization of Center Network Cache and Performance Simulation of On-chip Network Communication
    Zhu, Huan
    Le, Zhiqiang
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON AUTOMATION, MECHANICAL CONTROL AND COMPUTATIONAL ENGINEERING, 2015, 124 : 876 - 881
  • [38] Integrating adaptive on-chip storage structures for reduced dynamic power
    Dropsho, S
    Buyuktosunoglu, A
    Balasubramonian, R
    Albonesi, DH
    Dwarkadas, S
    Semeraro, G
    Magklis, G
    Scott, ML
    2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2002, : 141 - 152
  • [39] A Laser Power Management Method for On-Chip Photonic Interconnect
    Wang, Xiaolu
    Guo, Yiming
    Gu, Huaxi
    Wang, Kun
    2016 SEVENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2016,
  • [40] Evaluating Design Tradeoffs in On-Chip Power Management for CMPs
    Sharkey, Joseph
    Buyuktosunoglu, Alper
    Bose, Pradip
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 44 - 49