共 40 条
- [21] REDUCING THE CMOS RAM TEST COMPLEXITY WITH I-DDQ AND VOLTAGE TESTING JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 191 - 202
- [22] EDA UNDERWRITER-4 LIVE INSERTION AND I-DDQ TESTING ELECTRONIC ENGINEERING, 1995, 67 (825): : S81 - S83
- [24] ACHIEVING I-DDQ/I-SSQ PRODUCTION TESTING WITH QUIC-MON IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 62 - 69
- [25] A PRACTICAL METHOD TO INCREASE TEST COVERAGE USING I-DDQ EE-EVALUATION ENGINEERING, 1995, 34 (08): : 94 - &
- [26] Standard cell library characterization for setting current limits for I-DDQ testing 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 41 - 44
- [28] Using fault sampling to compute I-DDQ diagnostic test sets 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 74 - 79
- [29] Burn-in elimination of a high volume microprocessor using I-DDQ INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 242 - 249
- [30] Separate I-DDQ testing of signal and bias paths in CMOS ICs for defect diagnosis JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 203 - 214