Analysis of fatigue delamination growth in flip-chip package

被引:7
|
作者
Lai, Y. -S. [1 ]
Chen, C. -H. [1 ]
Chiu, T. -C. [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan 701, Taiwan
关键词
STRESS INTENSITY FACTORS; MECHANICS; FRACTURE;
D O I
10.1007/s00707-014-1201-6
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
An incremental crack extension procedure is implemented for simulating the growth of an interface defect in an electronic flip-chip device subjected to fatigue temperature cycling. The distributions of fracture mechanics parameters including the strain energy release rate, the stress intensity factors and phase angles along the curvilinear front of an embedded corner defect on the interface of silicon die and underfill are estimated and substituted into a subcritical crack growth model to predict the evolution of the defect under cyclic loading condition. It is observed from the analysis that the corner defect is under crack faces contact condition during temperature cycling, and consequently, the delamination growth is under mode-II and mode-III driving forces. In addition, the crack growth rate is highest in the middle of the crack front, and the corner crack evolves from an initially concave front to a quarter-circular front under temperature cycling.
引用
收藏
页码:2761 / 2773
页数:13
相关论文
共 50 条
  • [41] Design and Fabrication of Sensor Chip with Heater for Semiconductor Flip-Chip Package Application
    Lim, Boo Taek
    Kim, Young-Su
    Park, Nam Soo
    Lee, Boung Ju
    SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN SENSORS, ACTUATORS, METERING AND SENSING (ALLSENSORS 2017), 2017, : 8 - 9
  • [42] Thermal performance of a high end flip-chip organic package
    Calmidi, VV
    Sathe, SB
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 511 - 516
  • [43] A MULTICHIP PACKAGE UTILIZING IN-CU FLIP-CHIP BONDING
    YOUMANS, AP
    ROSE, RE
    GREENMAN, WF
    PROCEEDINGS OF THE IEEE, 1969, 57 (09) : 1599 - &
  • [44] Evolution of a unique flip-chip MCM-L package
    Jimarez, MA
    Tran, S
    Le Coz, C
    Dearing, GO
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 372 - 378
  • [45] FATIGUE BEHAVOIR OF SOLDERS USED IN FLIP-CHIP TECHNOLOGY
    RATHORE, HS
    YIH, RC
    EDENFELD, AR
    JOURNAL OF TESTING AND EVALUATION, 1973, 1 (02) : 170 - 178
  • [46] JACS-Pak™ flip-chip Chip Scale Package development and characterization
    Lindsey, SE
    Aday, J
    Blood, B
    Guo, YF
    Hemann, B
    Kellar, J
    Koehler, C
    Liu, J
    Sarihan, V
    Tessier, T
    Thompson, L
    Yeung, B
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 511 - 517
  • [47] A novel joint-in-via flip-chip chip-scale package
    Lee, TK
    Zhang, S
    Wong, CC
    Tan, AC
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (01): : 186 - 194
  • [48] Interfacial delamination near solder bumps and UBM in flip-chip packages
    Gu, Y
    Nakamura, T
    Chen, WT
    Cotterell, B
    JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (03) : 295 - 301
  • [49] Finite Element Analysis of Copper Pillar Interconnect Stress of Flip-chip Chip-Scale Package
    Afripin, Amirul
    Carpenter, Burt
    Hauck, Torsten
    2021 22ND INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2021,
  • [50] Flip-chip package solder-underfill reliability using finite element analysis
    Lim, Nino Rigo Emil G.
    Ubando, Aristotle T.
    Gonzaga, Jeremias A.
    RESULTS IN ENGINEERING, 2024, 24