Analysis of fatigue delamination growth in flip-chip package

被引:7
|
作者
Lai, Y. -S. [1 ]
Chen, C. -H. [1 ]
Chiu, T. -C. [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan 701, Taiwan
关键词
STRESS INTENSITY FACTORS; MECHANICS; FRACTURE;
D O I
10.1007/s00707-014-1201-6
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
An incremental crack extension procedure is implemented for simulating the growth of an interface defect in an electronic flip-chip device subjected to fatigue temperature cycling. The distributions of fracture mechanics parameters including the strain energy release rate, the stress intensity factors and phase angles along the curvilinear front of an embedded corner defect on the interface of silicon die and underfill are estimated and substituted into a subcritical crack growth model to predict the evolution of the defect under cyclic loading condition. It is observed from the analysis that the corner defect is under crack faces contact condition during temperature cycling, and consequently, the delamination growth is under mode-II and mode-III driving forces. In addition, the crack growth rate is highest in the middle of the crack front, and the corner crack evolves from an initially concave front to a quarter-circular front under temperature cycling.
引用
收藏
页码:2761 / 2773
页数:13
相关论文
共 50 条
  • [31] Application of Underfill for Flip-Chip Package Using Ultrasonic Bonding
    Noh, Bo-In
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Jung, Seung-Boo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (05) : 4257 - 4261
  • [32] Flip-Chip Package for 28G SerDes Interface
    Wenzel, Robert
    Zhou, Tingdong
    Karako, Steve
    2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 11 - 13
  • [33] THERMAL STRESS-FREE PACKAGE FOR FLIP-CHIP DEVICES
    KOHARA, M
    HATTA, M
    GENJYO, H
    SHIBATA, H
    NAKATA, H
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1984, 7 (04): : 411 - 416
  • [34] The effect of the material and size of the flip-chip plastic package on warping
    Gao, Nayan
    Wang, Jianfeng
    Zou, Xi
    Chen, Bo
    Ming, Xuefei
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 352 - 356
  • [35] Potential failure sites in a flip-chip package with and without underfill
    Madenci, E.
    Shkarayev, S.
    Mahajan, R.
    Journal of Electronic Packaging, Transactions of the ASME, 1998, 120 (04): : 336 - 341
  • [36] Application of underfill for flip-chip package using ultrasonic bonding
    Noh, Bo-In
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Jung, Seung-Boo
    Japanese Journal of Applied Physics, 2008, 47 (5 PART 2): : 4257 - 4261
  • [37] Reliability study of the laminate-based flip-chip chip scale package
    Matsuda, Y
    Takai, T
    Okada, Y
    Lall, P
    Koehler, C
    Tessler, T
    Olsen, D
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 40 - 44
  • [38] Potential failure sites in a flip-chip package with and without underfill
    Madenci, E
    Shkarayev, S
    Mahajan, R
    JOURNAL OF ELECTRONIC PACKAGING, 1998, 120 (04) : 336 - 341
  • [39] A novel joint-in-via, flip-chip chip-scale package
    Lee, TK
    Zhang, S
    Wong, CC
    Tan, AC
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1209 - 1215
  • [40] Study of Polyimide in Chip Package Interaction for Flip-Chip Cu Pillar Packages
    Wang, Wei
    Zhang, Dingyou
    Sun, Yangyang
    Rae, David
    Zhao, Lily
    Zheng, Jiantao
    Schwarz, Mark
    Shah, Milind
    Syed, Ahmer
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1039 - 1043