A highly effective edge termination design for SiC planar high power devices

被引:13
|
作者
Pérez, R
Mestres, N
Blanque, S
Tournier, D
Jordà, X
Godignon, P
Nipoti, R
机构
[1] CSIC, ICMAB, Inst Ciencia Mat Barcelona, Bellaterra 08193, Spain
[2] CSIC, ICMAB, Inst Microelect Barcelona, Bellaterra 08193, Spain
[3] CNR, Ist Lamel, IT-40129 Bologna, Italy
关键词
4H-SiC; pn diodes; device design; breakdown voltage; edge termination;
D O I
10.4028/www.scientific.net/MSF.457-460.1253
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Traditional junction termination extension (JTE) designs required precise control of dopant profiles in the JTE layer in order to achieve total depletion at the desired blocking voltage. To extend the HE range of impurity concentration for obtaining high breakdown values we have optimised and developed a new termination called "guards rings assisted HE structure" which has proved to show a high efficiency on breakdown capabilities. The new structure has been implemented on 1.7kV range 4H-SiC pn diodes. Reverse measurements have shown that a near ideal breakdown (approaching 95% of the ideal plane junction breakdown voltage) can be reached on diodes with the proposed termination and have confirmed the great reliability of this developed termination as compared to the classical JTE, double HE and guard rings.
引用
收藏
页码:1253 / 1256
页数:4
相关论文
共 50 条
  • [1] Design of a reliable planar edge termination for SiC power devices
    Biserica, O
    Godignon, P
    Brezeanu, G
    Badila, M
    Rebollo, J
    2001 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOL 1 & 2, PROCEEDINGS, 2001, : 353 - 356
  • [2] Edge termination technique for SiC power devices
    Kim, HW
    Bahng, W
    Song, GH
    Kim, SC
    Kim, NK
    Kim, ED
    SILICON CARBIDE AND RELATED MATERIALS 2003, PRTS 1 AND 2, 2004, 457-460 : 1241 - 1244
  • [3] A new edge termination technique for SiC power devices
    Hu, ST
    Sheng, K
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 1861 - 1866
  • [4] A Novel Edge Termination for High Voltage SiC Devices
    Mihaila, A.
    Sundaramoorthy, V. K.
    Minamisawa, R.
    Knoll, L.
    Bartolf, H.
    Bianda, E.
    Alfieri, G.
    Rahimo, M.
    2016 28TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2016, : 223 - 226
  • [5] Comparison and optimization of edge termination techniques for SiC power devices
    Sheridan, DC
    Niu, GF
    Merrett, JN
    Cressler, JD
    Dufrene, JB
    Casady, JB
    Sankin, I
    ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2001, : 191 - 194
  • [7] An effective high-voltage termination for SiC planar pn junctions for use in high-voltage devices and UV detectors
    Brezeanu, G
    Badila, M
    Godignon, P
    Millan, J
    Udrea, F
    Mihaila, A
    Amaratunga, G
    SILICON CARBIDE AND RELATED MATERIALS 2001, PTS 1 AND 2, PROCEEDINGS, 2002, 389-3 : 1301 - 1304
  • [8] Influence of the trench corner design on edge termination of UMOS power devices
    Thapar, N
    Baliga, BJ
    SOLID-STATE ELECTRONICS, 1997, 41 (12) : 1929 - 1936
  • [9] A novel area efficient edge termination technique for planar, MOS controlled power devices
    Bose, JVSC
    De Souza, MM
    Sweet, M
    Spulber, O
    Narayanan, EMS
    PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 349 - 352
  • [10] A Compact and Cost-efficient Edge Termination Design for High Voltage 4H-SiC Devices
    Dai, T.
    Zhang, L.
    Vavasour, O.
    Renz, A. B.
    Cao, Q.
    Shah, V. A.
    Mawby, P. A.
    Antoniou, M.
    Gammon, P. M.
    2021 33RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2021, : 251 - 254