共 36 条
- [31] CD-SEM Metrology Evaluation of Gate-All-Around Si Nanowire MOSFET with Improved Control of Nanowire Suspension by Using a Buried Boron Nitride Etch-Stop Layer 2014 25TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2014, : 248 - 251
- [32] Defect Window Analysis by using SEM-contour based shape quantifying method for sub-20nm node production METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVII, 2013, 8681
- [33] In situ fabrication of metal gate/high-κ dielectric gate stacks using a potential lower cost front-end process for the sub-90 nm CMOS technology node JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2005, 23 (02): : 437 - 442
- [34] Analysis of full wafer/full batch CD uniformity using electrical line width measurements LITHOGRAPHY FOR SEMICONDUCTOR MANUFACTURING II, 2001, 4404 : 33 - 44
- [35] Design & Performance Analysis of Low Power 1-bit Full Adder at 90 nm node using PTL Logic PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 636 - 639
- [36] Analysis of interface states in electrical stressed oxynitrided gate oxide using quasistatic and deep level transient spectroscopy measurements PROCEEDINGS OF THE SYMPOSIUM ON SILICON NITRIDE AND SILICON DIOXIDE THIN INSULATING FILMS, 1997, 97 (10): : 565 - 576