Thermal aspects of burn-in of high power semiconductor devices

被引:3
|
作者
Hamilton, HE [1 ]
机构
[1] Micro Control Co, Minneapolis, MN 55432 USA
关键词
burn-in; burn-in with test; failure rate acceleration; voltage stress; temperature stress; individual DUT temperature control; high-power devices; board-in boards; BIBs;
D O I
10.1109/ITHERM.2002.1012513
中图分类号
O414.1 [热力学];
学科分类号
摘要
Reliability issues have justified bum-in and other corrective measures from the very beginning of the semiconductor industry. The acceleration in failures due to temperature and voltage extremes is used by the bum-in process to provide more reliable devices. An understanding of the basics of heat flow is necessary to allow proper application of elevated temperatures to the devices. Bum-in systems provide a controlled environment to test semiconductor devices at temperature and voltage extremes. These systems typically contain ovens or environmental chambers with test electronics. A number of thermal issues must be appropriately managed to achieve success. These thermal issues grow more complex as the device power increases. An example is provided of a device mounted on a bum-in board that illustrates thermal resistance measurements and calculations. This example is then extended to illustrate the minimum and maximum die temperatures encountered in a typical test application. This wide temperature spread creates the need for individual temperature control for each device. A number of the most recent advances in high-power bum-in address problems created by increased device power. Techniques using individual thermal control with air-cooled and water-cooled devices are described.
引用
收藏
页码:626 / 634
页数:9
相关论文
共 50 条
  • [1] Burn-in for high-power devices
    Hamilton, H
    Urbanek, J
    EE-EVALUATION ENGINEERING, 2006, 45 (03): : 40 - 43
  • [2] Indirect spray evaporative thermal management for semiconductor burn-in
    Benjamin, Michael A.
    Odar, Andrew M.
    Steinthorsson, Erlendur
    Cotten, Charles B.
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 259 - 266
  • [3] An investigation of spray cooling thermal management for semiconductor burn-in
    Cader, T
    Tolman, B
    Tilton, C
    Harris, MC
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 65 - 71
  • [4] ROLE OF BURN-IN FACILITIES FOR RELIABILITY OF PASSIVE AND SEMICONDUCTOR-DEVICES
    SENGUPTA, R
    ELECTRONICS INFORMATION & PLANNING, 1988, 15 (12): : 754 - 762
  • [5] An Overview on Recent Advances in Statistical Burn-In Modeling for Semiconductor Devices
    Kurz, Daniel
    Lewitschnig, Horst
    Pilz, Juergen
    STATISTICS AND SIMULATION, IWS 8 2015, 2018, 231 : 371 - 380
  • [6] A PTAS for semiconductor burn-in scheduling
    Deng, XT
    Feng, HD
    Li, GJ
    Shi, BY
    JOURNAL OF COMBINATORIAL OPTIMIZATION, 2005, 9 (01) : 1 - 13
  • [7] A PTAS for Semiconductor Burn-in Scheduling
    Xiaotie Deng
    Haodi Feng
    Guojun Li
    Benyun Shi
    Journal of Combinatorial Optimization, 2005, 9 : 5 - 17
  • [8] MINIMIZING POWER-SUPPLY DISTURBANCES DURING SEMICONDUCTOR BURN-IN
    MAIER, C
    EE-EVALUATION ENGINEERING, 1995, 34 (03): : 151 - 152
  • [9] The challenges of high-power burn-in with test
    Hamilton, H
    Urbanek, J
    EE-EVALUATION ENGINEERING, 2002, 41 (12): : 30 - +
  • [10] Burn-in tests for reliability assurance of semiconductor devices used in life qualified equipment
    Galateanu, L
    Baicu, F
    Boboc, D
    CAS '97 PROCEEDINGS - 1997 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 20TH EDITION, VOLS 1 AND 2, 1997, : 327 - 330