Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications

被引:6
|
作者
Pasricha, Sudeep [1 ]
Dutt, Nikil [2 ]
Kurdahi, Fadi J. [2 ]
机构
[1] Colorado State Univ, Ft Collins, CO 80523 USA
[2] Univ Calif Irvine, Irvine, CA USA
来源
22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS | 2009年
关键词
D O I
10.1109/VLSI.Design.2009.84
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The current paradigm of using Cu interconnects for on-chip global communication is rapidly becoming a serious performance bottleneck in ultra-deep submicron (UDSM) technologies. Carbon nanotube (CNT) based interconnects have been proposed as an alternative, because of their remarkable conductive, mechanical and thermal properties. In this paper, we investigate the system level performance of single-walled CNT (SWCNT) bundles, and mixed SWCNT/multi-walled CNT (MWCNT) bundles. Detailed RLC equivalent circuit models for conventional Cu and CNT bundle interconnects are described and used to determine propagation delays. These models are then incorporated into a system-level environment to estimate the impact of using CNT bundle global interconnects on the overall performance of several multi-core chip multiprocessor (CMP) applications. Our results indicate that the CNT bundle alternatives have a slight performance advantage over Cu global interconnects. With further improvements in CNT fabrication technology, we show how CNT bundle-based interconnects can significantly outperfom Cu interconnects.
引用
收藏
页码:499 / +
页数:2
相关论文
共 50 条
  • [31] Modeling carbon nanotube bundles for future on-chip nano-interconnects
    Chiariello, Andrea G.
    Maffucci, Antonio
    Miano, Giovanni
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [32] Flip-chip Interconnects Based on Solution Deposited Carbon Nanotube Bumps
    Xu, Pingye
    Hamilton, Michael C.
    2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 147 - 149
  • [33] Electrical Modeling of On-Chip Copper-Carbon Nanotube Composite Interconnects
    Gao, Xuan
    Zheng, Jie
    Zhao, Wen-Sheng
    Wang, Gaofeng
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 229 - 231
  • [34] Novel spatially arranged mixed carbon nanotube bundle interconnects - Impact on delay and power
    Majumder, M. K.
    Kaushik, B. K.
    Manhas, S. K.
    SCIENTIA IRANICA, 2013, 20 (06) : 2341 - 2347
  • [35] Temperature-Dependent Modeling and Crosstalk Analysis in Mixed Carbon Nanotube Bundle Interconnects
    Mayank Kumar Rai
    Harsh Garg
    B. K. Kaushik
    Journal of Electronic Materials, 2017, 46 : 5324 - 5337
  • [36] Modeling of Crosstalk Delay and Noise in Single-walled Carbon Nanotube Bundle Interconnects
    Sahoo, Manodipan
    Rahaman, Hafizur
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [37] Temperature-Dependent Modeling and Crosstalk Analysis in Mixed Carbon Nanotube Bundle Interconnects
    Rai, Mayank Kumar
    Garg, Harsh
    Kaushik, B. K.
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (08) : 5324 - 5337
  • [38] Dynamic crosstalk analysis of mixed multi-walled carbon nanotube bundle interconnects
    Das, Pankaj Kumar
    Majumder, Manoj Kumar
    Kaushik, Brajesh Kumar
    JOURNAL OF ENGINEERING-JOE, 2014,
  • [39] Investigation of Copper-Carbon Nanotube Composites as Global VLSI Interconnects
    Cheng, Zi-Han
    Zhao, Wen-Sheng
    Dong, Linxi
    Wang, Jing
    Zhao, Peng
    Gao, Haijun
    Wang, Gaofeng
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (06) : 891 - 900
  • [40] Clotho: Proactive Wearout Deceleration in Chip-Multiprocessor Interconnects
    Vitkovskiy, Arseniy
    Soteriou, Vassos
    Gratz, Paul V.
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 117 - 124