VPN acceleration using reconfigurable System-on-Chip technology

被引：0
|
作者：
Wee, C. M. [1 ]
Sutton, P. R. [1 ]
Bergmann, N. W. [1 ]
Williams, J. A. [1 ]
机构：
[1] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld 4072, Australia
来源：
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a network architecture that can be implemented on a reconfigurable System-on-Chip (rSoC) that will accelerate the operation of Virtual Private Networks (VPNs). With a small and efficient 3DES-CBC core coupled the flexibility of the rSoC and a network architecture that can scale as needed, this can be an effective solution to the current real world requirement for a flexible and affordable VPN platform.
引用
收藏
页码：281 / +
页数：2
相关论文
共 50 条
  • [41] FPGA system-on-chip soft IP design: A reconfigurable DSP
    Martina, M
    Molino, A
    Vacca, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 196 - 199
  • [42] A system-on-chip vector multiprocessor for transmission line modelling acceleration
    Chouliaras, VA
    Flint, JA
    Li, YB
    Nunez-Yanez, JL
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 568 - 572
  • [43] SoCWire: A Network-on-Chip approach for Reconfigurable System-on-Chip designs in space applications
    Osterloh, B.
    Michalik, H.
    Fiethe, B.
    Kotarowski, K.
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 51 - 56
  • [44] Trends and challenges with system-on-chip technology for multimedia system design
    Chen, YK
    Kung, SY
    2005 Emerging Information Technology Conference (EITC), 2005, : 34 - 37
  • [45] Reconfigurable System-on-Chip Architectures for Robust Visual SLAM on Humanoid Robots
    Gkeka, Maria Rafaela
    Patras, Alexandros
    Tavoularis, Nikolaos
    Piperakis, Stylianos
    Hourdakis, Emmanouil
    Trahanias, Panos
    Antonopoulos, Christos D.
    Lalis, Spyros
    Bellas, Nikolaos
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (02)
  • [46] Reconfigurable system-on-chip data processing units for space Imaging instruments
    Fiethe, B.
    Michalik, H.
    Dierker, C.
    Osterloh, B.
    Zhou, G.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 977 - 982
  • [47] Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
    Ebadi, Zahra S.
    Avanaki, Allreza N.
    Saleh, Resve
    Ivanov, Andre
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 149 - 160
  • [48] Implementation of W-CDMA Slot Synchronization on a Reconfigurable System-on-Chip
    Garzia, Fabio
    Brunelli, Claudio
    Giliberto, Carmelo
    Airoldi, Roberto
    Nurmi, Jari
    2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 37 - +
  • [49] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, W
    Kean, T
    Derbyshire, A
    Gause, J
    McKeever, S
    Mencer, O
    Yeow, A
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 125 - 129
  • [50] Interfacing methodologies for IP re-use in reconfigurable system-on-chip
    Lee, TL
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 454 - 463
12345