Design and construction of an 8-bit computer, along with the design of its graphical simulator for pedagogical purposes

被引:0
|
作者
Ajdari, Mohammadamin [1 ]
Tabandeh, Mahmoud [1 ]
机构
[1] Sharif Univ Technol, Dept Elect Engn, Intelligent Digital Syst Lab, Tehran, Iran
来源
2012 15TH INTERNATIONAL CONFERENCE ON INTERACTIVE COLLABORATIVE LEARNING (ICL) | 2012年
关键词
computer architecture; 8-bit processor; Abu-Reihan CPU; graphical simulator;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In an introductory course of computer architecture, it is of high value that students use a simple and special CPU designed for this purpose and also its graphical simulator for better understanding of the computer hardware operation. In this paper, we present Abu-Reiahn, a simple 8-bit processor which we have specifically designed and built as the introduction part of computer architecture course to help students familiarize with hardware and software of a real CPU. Effective use of our computer graphical simulator along with the hardware allow the students to deepen their knowledge of logic circuits and the need for desired timing signals in a CPU to perform specific tasks.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Design of 8-bit 250MHz sample-hold circuit
    Xiao, Kunguang
    Wang, Yonglu
    Zhou, Shutao
    Yang, Weidong
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1945 - +
  • [42] Design of 8-Bit Programmable Crossbar Switch for Network-on-Chip Router
    Khan, Mohammad Ayoub
    Ansari, Abdul Quaiyum
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 526 - +
  • [43] Systematic design of a 200 MS/s 8-bit interpolating A/D converter
    Vandenbussche, J
    Lauwers, E
    Uyttenhove, K
    Gielen, G
    Steyaert, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 357 - 361
  • [44] Power Aware Design and Implementation of 8-bit Asynchronous Arithmetic and Logic Unit
    Singh, Hardeep
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1037 - 1047
  • [45] Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4
    Ando, Yuki
    Sato, Ryo
    Tanaka, Masamitsu
    Takagi, Kazuyoshi
    Takagi, Naofumi
    Fujimaki, Akira
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (05)
  • [46] Design, verification, and test of a true single-phase 8-bit adiabatic multiplier
    Kim, S
    Ziesler, CH
    Papaefthymiou, MC
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 42 - 58
  • [47] Design of FPGA based 8-bit RISC controller IP core using VHDL
    Aneesh, R.
    Jiju, K.
    2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 427 - 432
  • [48] A novel design of 8-bit adder/subtractor by quantum-dot cellular automata
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    Navi, Keivan
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2014, 80 (07) : 1404 - 1414
  • [49] A novel argument to use 8-bit media processor for low power VLSI design
    Kumar, P. Karthigai
    Baskaran, K.
    Babu, C. Praveen
    IMECS 2008: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2008, : 301 - +
  • [50] Design of Low Power Four Function 8-Bit ALU for Nano based systems
    Amirthalakshmi, T. M.
    Selvakumarraja, S.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1583 - 1587