Design and construction of an 8-bit computer, along with the design of its graphical simulator for pedagogical purposes

被引：0

作者：

Ajdari, Mohammadamin ^{[1
]}

Tabandeh, Mahmoud ^{[1
]}

机构：

[1] Sharif Univ Technol, Dept Elect Engn, Intelligent Digital Syst Lab, Tehran, Iran

来源：

2012 15TH INTERNATIONAL CONFERENCE ON INTERACTIVE COLLABORATIVE LEARNING (ICL) | 2012年

关键词：

computer architecture; 8-bit processor; Abu-Reihan CPU; graphical simulator;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In an introductory course of computer architecture, it is of high value that students use a simple and special CPU designed for this purpose and also its graphical simulator for better understanding of the computer hardware operation. In this paper, we present Abu-Reiahn, a simple 8-bit processor which we have specifically designed and built as the introduction part of computer architecture course to help students familiarize with hardware and software of a real CPU. Effective use of our computer graphical simulator along with the hardware allow the students to deepen their knowledge of logic circuits and the need for desired timing signals in a CPU to perform specific tasks.

引用

页数：5

共 50 条

[31] Design and Evaluation of LSC-Based DSP with 8-bit Wide Link
Ichijo, Kenji
Niiyama, Kazuki
Yoshioka, Yoshio
INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2009, 12 (01): : 173 - 181
[32] Low Power Pipelined 8-bit RISC Processor Design and Implementation on FPGA
Jeemon, Jikku
2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 476 - 481
[33] DESIGN OF THE M6805 - A CONTROLLER OPTIMIZED 8-BIT ARCHITECTURE.
Boney, Joel
Conference Record - Electro, 1981,
[34] Low Power 8-bit ALU Design Using Full Adder and Multiplexer
Sharma, Anitesh
Tiwari, Ravi
PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2160 - 2164
[35] Design, Analysis and Performance Comparison of GNRFET based Adiabatic 8-bit ALU
Aradhya, H. V. Ravish
Mahadikar, Megaraj T.
Muniraj, R.
Suraj, M. S.
Moiz, Mohammed
Madan, H. R.
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1584 - 1588
[36] Design and implementation of a reversible logic based 8-bit arithmetic and logic unit
Arunachalam, Kamaraj
Perumalsamy, Marichamy
Sundaram, C. Kalyana
Kumar, J. Senthil
International Journal of Computers and Applications, 2014, 36 (02) : 49 - 55
[37] Design and Analysis of 8-Bit Stable SRAM for Ultra Low Power Applications
Gavaskar, K.
Ravivarma, G.
Narayanan, M. Sankara
Nachammal, S. Sreenidhi
Vignesh, K.
2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 221 - 225
[38] Pipelined 8-bit RISC Processor Design using Verilog HDL on FPGA
Jeemon, Jikku
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2023 - 2027
[39] Design of a Novel 8-bit 0.35-μm BiCMOS Pipelined ADC
Xi, Gaijuan
Liu, Hongxia
Yu, XiangHong
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 342 - +
[40] Design and Implementation of 8-Bit Ancient Vedic Multiplier Using SERF Technique
Yogeshwari, N.
Raja, P. Vairava
Kavitha
PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1506 - 1509

← 1 2 3 4 5 →