ESD Device Design Strategy for High Speed I/O in 45nm SOI Technology

被引：0
|
作者：
Cao, Shuqing [1 ]
Salman, Akram A. [2 ]
Beebe, Stephen G. [2 ]
Pelella, Mario M. [2 ]
Chun, Jung-Hoon [3 ]
Dutton, Robert W. [1 ]
机构：
[1] Stanford Univ, CIS Extens, Integrated Circuits Lab, Room 332, Stanford, CA 94305 USA
[2] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
[3] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon, South Korea
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008 | 2008年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This work focuses on characterization, modeling, and design of three different ESD protection devices for high-speed I/O applications in 45nm silicon-on-insulator (SOI) technology. In this paper, the gated diode, the bulk substrate diode, and a double-well field-effect diode are evaluated using very fast transmission line pulse (VF-TLP) test method.
引用
收藏
页码：235 / +
页数：3
相关论文
共 50 条
  • [41] Design of a Low Power, High Speed and Energy Efficient 3 Transistor XOR Gate in 45nm Technology using the Conception of MVT Methodology
    Dhar, Krishnendu
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 66 - 70
  • [42] Frequency Scaling and High Speed Transceiver Logic Based Low Power UART design on 45nm FPGA
    Kumar, Abhishek
    Pandey, Bishwajeet
    Hussain, D. M. Akbar
    Rahman, Mohammad Atiqur
    Jain, Vishal
    Bahanasse, Ayoub
    2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 88 - 92
  • [43] Design of a Low Power High Speed ALU in 45nm Using GDI Technique and Its Performance Comparison
    Kumar, Manish
    Hussain, Md Anwar
    Singh, L. L. K.
    COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 458 - 463
  • [44] High Performance Digital to Analog Converter Using CMOS 45nm Technology
    Raju, David Solomon Y.
    Shyamala, K.
    Sumalatha, Ch
    Sunilkumar, J.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT 2021), 2021, : 357 - 361
  • [45] Design of a Register Cache System with an Open Source Process Design Kit for 45nm Technology
    Yamada, Junji
    Jimbo, Ushio
    Shioya, Ryota
    Goshima, Masahiro
    Sakai, Shuichi
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (03): : 232 - 244
  • [46] Challenges in implementing high-K dielectrics in the 45nm technology node
    Lee, BH
    Song, SC
    Choi, R
    Wen, HC
    Majhi, P
    Kirsch, P
    Young, C
    Bersuker, G
    2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 73 - 76
  • [47] High Speed Square Root Carry Select Adder Using MTCMOS D-Latch in 45nm Technology
    Das, Adyasha
    Mandal, Sushanta K.
    Das, Jitendra K.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [48] Optimization of SCR for High-Speed Digital and RF Applications in 45-nm SOI CMOS Technology
    Huang, Shudong
    Parthasarathy, Srivatsan
    Zhou, Yuanzhong
    Hajjar, Jean-Jacques
    Rosenbaum, Elyse
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [49] A 40-Gb/s Optical Transceiver Front-end in 45nm SOI CMOS Technology
    Kim, Joohwa
    Buckwalter, James F.
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [50] An Open 45nm PD-SOI Standard Cell Library Based on Verified BSIM SOI Spice Model with Predictive Technology
    Gong Liwei
    Xu Yuan
    Zhang Zhi
    Shi Weiwei
    Teng, Robert K. F.
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
12345