ESD Device Design Strategy for High Speed I/O in 45nm SOI Technology

被引：0
|
作者：
Cao, Shuqing [1 ]
Salman, Akram A. [2 ]
Beebe, Stephen G. [2 ]
Pelella, Mario M. [2 ]
Chun, Jung-Hoon [3 ]
Dutton, Robert W. [1 ]
机构：
[1] Stanford Univ, CIS Extens, Integrated Circuits Lab, Room 332, Stanford, CA 94305 USA
[2] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
[3] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon, South Korea
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008 | 2008年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This work focuses on characterization, modeling, and design of three different ESD protection devices for high-speed I/O applications in 45nm silicon-on-insulator (SOI) technology. In this paper, the gated diode, the bulk substrate diode, and a double-well field-effect diode are evaluated using very fast transmission line pulse (VF-TLP) test method.
引用
收藏
页码：235 / +
页数：3
相关论文
共 50 条
  • [21] High transmission mask technology for 45nm node imaging
    Conley, Will
    Morgana, Nicolo
    Kasprowicz, Bryan S.
    Cangemi, Mike
    Lassiter, Matt
    Litt, Lloyd C.
    Cangemi, Marc
    Cottle, Rand
    Wu, Wei
    Cobb, Jonathan
    Ham, Young-Mog
    Lucas, Kevin
    Roman, Bernie
    Progler, Chris
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U574 - U583
  • [22] High transmission mask technology for 45nm node imaging
    Conley, W
    Cangemi, M
    Kasprowicz, BS
    Lassiter, M
    Litt, LC
    Cangemi, M
    Cottle, R
    Smith, M
    Wu, W
    Cobb, J
    Carter, R
    Ham, YM
    Lucas, K
    Roman, B
    Progler, C
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 349 - 354
  • [23] High transmission mask technology for 45nm node imaging
    Conley, Will
    Morgana, Nicolo
    Kasprowicz, Bryan S.
    Cangemi, Mike
    Lassiter, Matt
    Litt, Lloyd C.
    Cangemi, Marc
    Cottle, Rand
    Wu, Wei
    Cobb, Jonathan
    Ham, Young-Mog
    Lucas, Kevin
    Roman, Bernie
    Progler, Chris
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U471 - U480
  • [24] Technology scaling and device design for 350 GHz RE performance in a 45nm bulk CMOS process
    Li, Hongmei
    Jagannathan, Basanth
    Wang, Jing
    Sul, Tai-Chi
    Sweeney, Susan
    Pekarik, John J.
    Shi, Yon
    Greenberg, David
    Jin, Zhenrong
    Groves, Robert
    Wagner, Lawrence
    Csutak, Sebastian
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 56 - +
  • [25] Field Effect Diode for Effective CDM ESD Protection in 45 nm SOI Technology
    Cao, Shuqing
    Beebe, Stephen G.
    Salman, Akram A.
    Pelella, Mario M.
    Chun, Jung-Hoon
    Dutton, Robert W.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 594 - +
  • [26] Design of Millimeter-Wave Mixed Signal Circuits in 45nm SOI CMOS
    Popp, Jeremy D.
    Kormanyos, B.
    Adams, M.
    Hurtado, A.
    Braatz, J.
    Wolfhausen, C.
    McKay, T.
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [27] Design and Characterization of Monolithic Microring Resonator based Photodetector in 45nm SOI CMOS
    Mehta, Nandish
    Buchbinder, Sidney
    Stojanovic, Vladimir
    49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 206 - 209
  • [28] Electron Beam Absorbed Current as a Means of Locating Metal Defectivity on 45nm SOI Technology
    Dickson, K.
    Lange, G.
    Erington, K.
    Ybarra, J.
    2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,
  • [29] Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing
    Tripathy, Suryasnata
    Omprakash, L. B.
    Mandal, Sushanta K.
    Patro, B. S.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT), 2015,
  • [30] Electron Beam Absorbed Current as a Means of Locating Metal Defectivity on 45nm SOI Technology
    Dickson, K.
    Lange, G.
    Erington, K.
    Ybarra, J.
    ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 413 - 422
12345