Electron transport in silicon nanostructures based on ultra-thin SOI

被引:0
|
作者
Pouydebasque, A
Montes, L
Zimmermann, J
Balestra, F
Fraboulet, D
Mariolle, D
Gautier, J
Schopfer, F
Bouchiat, V
Saminadayar, L
机构
[1] Inst Microelect Electromagnetisme & Photon, F-38016 Grenoble 1, France
[2] Ctr Rech Tres Basses Temp, F-38042 Grenoble 9, France
[3] CEA Grenoble, DMEL, LETI, F-38054 Grenoble 9, France
来源
JOURNAL DE PHYSIQUE IV | 2002年 / 12卷 / PR3期
关键词
D O I
10.1051/jp420020044
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
We present an experimental study of ultra-thin SOI-based nanostructures. The systems have a van der Pauw geometry, with a radius of 2mum. The resistance per square R is first analyzed in the temperature range 300 K - 4.2 K, and for different conditions of back gate voltages (0 V< V-g < 4 V). The magnetoresistance was measured at very low temperatures (10 mK < T< 900 mK). for magnetic fields -2500 G< B < 2500 G. The experimental results exhibit a negative magnetoresistance that we attribute to quantum interference effects due to time reversed electron paths and known as weak localization. Fundamental properties of the material at low temperatures such as the electron phase coherence length to the elastic mean free path l(phi) and the mobility mu are then estimated throughout the obtained results.
引用
收藏
页码:97 / 101
页数:5
相关论文
共 50 条
  • [41] Conduction in ultra-thin SOI nanowires prototyped by FIB milling
    Pott, Vincent
    Ionescu, Adrian M.
    MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 1718 - 1720
  • [42] Surface roughness and device layer thickness for ultra-thin SOI
    Current, MI
    Malik, IJ
    Fuerfanger, M
    Flat, A
    Sullivan, J
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 111 - 112
  • [43] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
    Fiegna, C
    Abramo, A
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
  • [44] Formation of ultra-thin SOI by dose-energy optimization
    Meng, C
    Xiang, W
    Dong, YM
    Liu, XH
    Yi, WB
    Jing, C
    Xi, W
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 113 - 114
  • [45] HIGH MECHANICAL STRESS APPLIED TO FD-SOI TRANSISTORS USING ULTRA-THIN SILICON MEMBRANES
    Bercu, Bogdan
    Montes, Laurent
    Rochette, Florent
    Mouis, Mireille
    Xin, Xu
    Morfouli, Panagiota
    CAS: 2009 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2009, : 93 - 96
  • [46] INCREASED DRAIN SATURATION CURRENT IN ULTRA-THIN SILICON-ON-INSULATOR (SOI) MOS-TRANSISTORS
    STURM, JC
    TOKUNAGA, K
    COLINGE, JP
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) : 460 - 463
  • [47] Precise thickness control for ultra-thin SOI in ELTRAN® SOI-EpiTM wafer
    Sato, N
    Kakizaki, Y
    Atoji, T
    Notsu, K
    Miyabayashi, H
    Ito, M
    Yonehara, T
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 209 - 210
  • [48] Electrochemical study of ultra-thin silicon oxides
    Bertagna, V
    Erre, R
    Petitdidier, S
    Lévy, D
    Chemla, M
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 211 - 217
  • [49] Bendable Ultra-Thin Silicon Chips on Foil
    Dahiya, Ravinder S.
    Adami, Andrea
    Collini, Cristian
    Lorenzelli, Leandro
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 231 - 234
  • [50] Electrical conductivity of ultra-thin silicon nanowires
    Rochdi, Nabil
    Tonneau, Didier
    Jandard, Franck
    Dallaporta, Herve
    Safarov, Viatcheslav
    Gautier, Jacques
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2008, 26 (01): : 159 - 163