An Introduction to High-Level Synthesis

被引：178

作者：

Coussy, Philippe ^{[1
]}

Meredith, Michael

Gajski, Daniel D. ^{[2
]}

Takach, Andres

机构：

[1] Univ Bretagne Sud, Lab STICC, Ctr Rech, F-56321 Lorient, France

[2] Univ Calif Irvine, Ctr Embedded Comp Systems, Irvine, CA USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2009年 / 26卷 / 04期

关键词：

Architectures; Custom processors; Design and test; Hardware; Hardware synthesis and verification; High-level synthesis; Memory management; Multiplexing; Registers; Resource management; RTL abstraction; Software;

D O I：

10.1109/MDT.2009.69

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: High-level synthesis raises the design abstraction level and allows rapid generation of optimized RTL hardware for performance, area, and power requirements. This article gives an overview of state-of-the-art HLS techniques and tools. © 2009 IEEE.

引用

页码：8 / 17

页数：10

共 50 条

[41] Partial scan high-level synthesis
Fernandez, V
Sanchez, P
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 481 - 485
[42] High-level synthesis for orthogonal scan
Norwood, RB
McCluskey, EJ
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 370 - 375
[43] High-level synthesis by ants on a tree
Keinprasit, R
Chongstitvatana, P
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (10) : 2659 - 2669
[44] Technology driven high-level synthesis
Joseph, M.
Bhat, Narasimha B.
Sekaran, K. Chandra
ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 485 - +
[45] High-level synthesis with SIMD units
Raghunathan, V
Raghunathan, A
Srivastava, MB
Ercegovac, MD
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 407 - 413
[46] RESCHEDULING TRANSFORMATIONS FOR HIGH-LEVEL SYNTHESIS
PAPACHRISTOU, CA
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 766 - 769
[47] High-level Synthesis Integrated Verification
Dossis, Michael F.
ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
[48] Integrating High-Level Synthesis into MPI
House, Andrew W. H.
Saldana, Manuel
Chow, Paul
2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 175 - 178
[49] Widely parameterizable High-Level Synthesis
Cieszewski, Radoslaw
Pozniak, Krzysztof
Romaniuk, Ryszard
Linczuk, Maciej
PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2018, 2018, 10808
[50] Power management in high-level synthesis
Lakshminarayana, G
Raghunathan, A
Jha, NK
Dey, S
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 7 - 15

← 1 2 3 4 5 →