An Introduction to High-Level Synthesis

被引：178
|
作者：
Coussy, Philippe [1 ]
Meredith, Michael
Gajski, Daniel D. [2 ]
Takach, Andres
机构：
[1] Univ Bretagne Sud, Lab STICC, Ctr Rech, F-56321 Lorient, France
[2] Univ Calif Irvine, Ctr Embedded Comp Systems, Irvine, CA USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2009年 / 26卷 / 04期
关键词：
Architectures; Custom processors; Design and test; Hardware; Hardware synthesis and verification; High-level synthesis; Memory management; Multiplexing; Registers; Resource management; RTL abstraction; Software;
D O I：
10.1109/MDT.2009.69
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Editor's note: High-level synthesis raises the design abstraction level and allows rapid generation of optimized RTL hardware for performance, area, and power requirements. This article gives an overview of state-of-the-art HLS techniques and tools. © 2009 IEEE.
引用
收藏
页码：8 / 17
页数：10
相关论文
共 50 条
  • [21] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    ADVANCES IN COMPUTERS, VOL 37, 1993, 37 : 207 - 283
  • [22] DIADES - A HIGH-LEVEL SYNTHESIS SYSTEM
    PERKOWSKI, M
    SMITH, D
    DRISCOLL, M
    LIU, J
    BROWN, J
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1895 - 1898
  • [23] AN ASYNCHRONOUS MODEL FOR HIGH-LEVEL SYNTHESIS
    BRAGE, JP
    MICROELECTRONICS JOURNAL, 1994, 25 (03) : 199 - 213
  • [24] HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS
    DEMICHELI, G
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (05): : 6 - 7
  • [25] Dynamically Scheduled High-level Synthesis
    Josipovic, Lana
    Ghosal, Radhika
    Ienne, Paolo
    PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), 2018, : 127 - 136
  • [26] High-level synthesis of recoverable microarchitectures
    Ohm, SY
    Blough, DM
    Kurdahi, FJ
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 55 - 62
  • [27] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [28] Separation Logic for High-Level Synthesis
    Winterstein, Felix J.
    Bayliss, Samuel R.
    Constantinides, George A.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2016, 9 (02)
  • [29] High-Level Synthesis of Transactional Memory
    Ragheb, Omar
    Anderson, Jason H.
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 481 - 486
  • [30] THE HERCULES HIGH-LEVEL SYNTHESIS ENVIRONMENT
    Kavvadias, Nikolaos
    Masselos, Kostas
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
12345