Process challenges in CMOS FEOL for 32nm node

被引：0

作者：

Wang, Guohua ^{[1
]}

Wu, Hanming ^{[1
]}

机构：

[1] SMIC, Beijing 100176, Peoples R China

来源：

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

With the navigation of ITRS, 32nm technology node will be introduced around 2009.(1) Scaling of CMOS devices from 45nm to 32nm node has come across significant barriers. In order to overcome these pitch-scaling induced barriers, it is demanded to integrate the most advanced process technologies into the product manufacturing. This paper will review and discuss new technology applications, which would be potentially integrated into the front end of line (FEOL) of 32nm node. Some examples are discussed in the following areas: double patteming,(2) direct silicon bonding (DSB), hybrid orientation substrate technology,(3) Metal/High-K (MHK) gate stacks, stress technologies and ultra-shallow junction (USJ).

引用

页码：1126 / 1129

页数：4

共 50 条

[41] Performance optimization of GNRFET Inverter at 32nm technology node
Mishra, Mayank
Singh, Ronil Stieven
Imran, Ale
MATERIALS TODAY-PROCEEDINGS, 2017, 4 (09) : 10607 - 10611
[42] Holistic substrate inspection for defects at the 32nm node and beyond
Gastaldo, Philippe
SOLID STATE TECHNOLOGY, 2010, 53 (07) : 28 - 29
[43] Overview and Future Challenges of Floating Body RAM (FBRAM) Technology for 32nm Technology Node and Beyond
Hamamoto, Takeshi
Ohsawa, Takashi
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 25 - 29
[44] DFM challenges for 32nm node with double dipole lithography (DDL) and double patterning technology (DPT)
Chen, J. Fung
Staud, Wolf
Arnold, Bill
ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 479 - +
[45] An IA-32 Processor with a Wide Voltage Operating Range in 32nm CMOS
Ruhl, Gregory
Dighe, Saurabh
Jain, Shailendra
Khare, Surhud
Yada, Satish
Ambili, V
Salihundam, Praveen
Ramani, Shiva
Muthukumar, Sriram
Srinivasan, M.
Kumar, Arun
Kumar, Shasi
Ramanarayanan, Rajaraman
Erraguntla, Vasantha
Howard, Jason
Vangal, Sriram
Aseron, Paolo
Wilson, Howard
Borkar, Nitin
2012 IEEE HOT CHIPS 24 SYMPOSIUM (HCS), 2012,
[46] 40V MESFETs Fabricated on 32nm SOI CMOS
Lepkowski, William
Wilk, Seth J.
Kam, J.
Thornton, Trevor J.
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[47] Single wafer wet clean challenges and solution for 32nm
Toshima, Takayuki
Nishikido, Shuuichi
Yamasaka, Miyako
Suni, Kang
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 305 - 311
[48] Material Loss Impact on Device Performance for 32nm CMOS And Beyond
Kirkpatrick, Brian K.
Chambers, James J.
Prins, Steven L.
Riley, Deborah J.
Wade Xiong, Weize
Wang, Xin
ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES IX, 2009, 145-146 : 245 - 248
[49] A Nanogap Transducer Array on 32nm CMOS for Electrochemical DNA Sequencing
Hall, Drew A.
Daniels, Jonathan S.
Geuskens, Bibiche
Tayebi, Noureddine
Credo, Grace M.
Liu, David J.
Li, Handong
Wu, Kai
Su, Xing
Varma, Madoo
Elibol, Oguz H.
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 288 - U400
[50] Revolutionary Nanoelectronic Devices and Processes for Post 32nm CMOS Era
Nishi, Yoshio
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 3 - 14

← 1 2 3 4 5 →