IP: USB host controller core in synthesizable VHDL/Verilog

被引：0
|
作者：
不详
机构：
来源：
ELECTRONIC ENGINEERING | 1997年 / 69卷 / 844期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：25 / 25
页数：1
相关论文
共 41 条
  • [11] A synthesizable IP core for DVB-S2 LDPC code decoding
    Kienle, F
    Brack, T
    Wehn, N
    DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2005, : 100 - 105
  • [12] 基于VHDL语言的8031 IP Core设计
    那凯鹏
    李永红
    徐志永
    科学技术创新, 2008, (34) : 75 - 75
  • [13] PCI桥接IP Core的Verilog HDL实现
    宁佐林
    邱智亮
    电子科技, 2006, (04) : 43 - 46
  • [14] USB Dual-Mode Function IP Core Development
    鄢永明
    曾云
    Journal of Electronic Science and Technology of China, 2006, (01) : 59 - 62
  • [15] USB2.0设备控制器IP核的Verilog HDL设计
    周芳
    吴宁
    南京师范大学学报(工程技术版), 2003, (04) : 66 - 70
  • [16] OCP compliant JTAG controller - IP core
    Tulbure, Traian
    OPTIM 2004: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL 4: APPLIED ELECTRONICS, ELECTRICAL ENGINEERING EDUCATION, 2004, : 63 - 66
  • [17] Gun tests of a USB3 host controller board
    Notermans, Guido
    Ritter, Hans-Martin
    Laue, Burkhard
    Seider, Stefan
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [18] Data Transfer with the Help of USB Host Controller without PC
    Lalit
    Sharma, Anurag
    Agarwal, Arun
    Sharma, Vijay
    Srivastava, Amit
    Maheshwari, Varun
    2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, : 433 - 436
  • [19] Design and Verification for Data Interface 8051_USB IP Core
    Chen, Yali
    Zheng, Likun
    Li, Zheying
    MECHATRONICS AND INDUSTRIAL INFORMATICS, PTS 1-4, 2013, 321-324 : 387 - 390
  • [20] Reusable Design of CAN Bus Controller IP Core
    Hu Yueli
    Xu Lei
    MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION IV, PTS 1 AND 2, 2012, 128-129 : 255 - +
12345