Highly-parallel decoding architectures for convolutional turbo codes

被引:9
|
作者
He, Zhiyong [1 ]
Fortier, Paul [1 ]
Roy, Sebastien [1 ]
机构
[1] Univ Laval, Dept Elect & Comp Engn, Quebec City, PQ G1K 7P4, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
decoder; interleaver; parallel architecture; turbo code;
D O I
10.1109/TVLSI.2006.884172
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Highly parallel decoders for convolutional turbo codes have been studied by proposing two parallel decoding architectures and a design approach of parallel interleavers. To solve the memory conflict problem of extrinsic information in a parallel decoder, a block-like approach in which data is written row-by-row and READ diagonal-wise is proposed for designing collision-free parallel interleavers. Furthermore, a warm-up-free parallel sliding window architecture is proposed for long turbo codes to maximize the decoding speeds of parallel decoders. The proposed architecture increases decoding speed by 6%-34% at a cost of a storage increase of 1% for an eight-parallel decoder. For short turbo codes (e.g., length of 512 bits), a warm-up-free parallel window architecture is proposed to double the speed at the cost of a hardware increase of 12%.
引用
收藏
页码:1147 / 1151
页数:5
相关论文
共 50 条
  • [21] Parallel List Decoding of Convolutional Codes: Algorithm and Implementation
    Wang, Jian
    Korb, Matthias
    Zhang, Kangli
    Kroll, Harald
    Huang, Qiuting
    Wei, Jibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (10) : 2806 - 2817
  • [22] Efficient list decoding for parallel concatenated convolutional codes
    Bai, CL
    Mielczarek, B
    Krzymien, WA
    Fair, IJ
    2004 IEEE 15TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOLS 1-4, PROCEEDINGS, 2004, : 2586 - 2590
  • [23] Turbo decoding of convolutional codes in differentially modulated OFDM transmission systems
    May, T
    Rohling, H
    1999 IEEE 49TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-3: MOVING INTO A NEW MILLENIUM, 1999, : 1891 - 1895
  • [24] Hybrid ARQ scheme based on recursive convolutional codes and turbo decoding
    Rodrigues, Tamara
    Souza, Richard Demo
    Pellenz, Marcelo Eduardo
    2007 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-14, 2007, : 995 - +
  • [25] Hybrid ARQ Scheme Based on Recursive Convolutional Codes and Turbo Decoding
    Souza, Richard Demo
    Pellenz, Marcelo Eduardo
    Rodrigues, Tamara
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2009, 57 (02) : 315 - 318
  • [26] Turbo Decoding Performance of Spectrally Efficient RS Convolutional Concatenated Codes
    Chen, Li
    2014 INTERNATIONAL WORKSHOP ON HIGH MOBILITY WIRELESS COMMUNICATIONS (HMWC), 2014, : 57 - 62
  • [27] Study on the GA-Based Decoding Algorithm for Convolutional Turbo Codes
    Liu, Xingcheng
    Zhang, Shishuang
    Deng, Zerong
    ADVANCES IN NEURAL NETWORKS - ISNN 2009, PT 2, PROCEEDINGS, 2009, 5552 : 530 - 536
  • [28] VOLTAGE PHASE CONTROL FOR ENHANCED ADDRESSABILITY IN HIGHLY-PARALLEL DIGITAL MICROFLUIDIC ARCHITECTURES
    Collier, Christopher M.
    Born, Brandon
    Holzman, Jonathan F.
    PROCEEDINGS IF THE ASME 9TH INTERNATIONAL CONFERENCE ON NANOCHANNELS, MICROCHANNELS AND MINICHANNELS 2011, VOL 1, 2012, : 127 - 134
  • [29] Efficient Highly-Parallel Turbo Decoder for 3GPP LTE-Advanced
    Lin, Jing-Shiun
    Shieh, Ming-Der
    Liu, Chung-Yen
    Yang, Der-Wei
    2015 International symposium on VLSI Design, Automation and Test (VLSI-DAT), 2015,
  • [30] Joint source-channel decoding of variable-length codes for convolutional codes and turbo codes
    Jeanne, M
    Carlach, JC
    Siohan, P
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2005, 53 (01) : 10 - 15