A design of CMOS voltage doubler for 1V operation

被引：0
|
作者：
Wang, Q [1 ]
Shao, BX [1 ]
机构：
[1] SyncMOS Semicond Ltd Co, Shanghai 200233, Peoples R China
来源：
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/ICASIC.2001.982546
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a new charge pump cell used to make a voltage doubler working under IV supply voltage is presented. A new idea of using a minimum-sized transistor to startup the charge pump, in stead of the existing cross-coupled method, makes the charge pump cell more suitable for on-chip application because of its high performance with simpler design and smaller area. A fully integrated charge pump based on the cell is also presented.
引用
收藏
页码：255 / 258
页数：4
相关论文
共 50 条
  • [21] Curvature compensated CMOS bandgap with sub 1V supply
    Tom, K
    Alvandpour, A
    DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 93 - +
  • [22] A 1V supply area effective CMOS bandgap reference
    Sheng, JG
    Chen, ZL
    Shi, BX
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 619 - 622
  • [23] 1V full swing bootstrapped CMOS inverter circuit
    Dejhan, K
    Tooprakai, P
    Mitatha, S
    Cheevasuvit, F
    Soonyeekan, C
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 275 - 278
  • [24] A new CMOS charge pump for low-voltage (1V) high-speed PLL applications
    Baki, RA
    El-Gamal, MN
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 657 - 660
  • [25] Design of 1V Rail to Rail Operation Amplifier Based on a Novel Level Shift Configuration
    Cui Lei
    Deng Hong-Hui
    Zhang Guo-Min
    Yin Yong-Sheng
    PROCEEDINGS OF 2009 INTERNATIONAL WORKSHOP ON INFORMATION SECURITY AND APPLICATION, 2009, : 429 - 432
  • [26] NOISE OPTIMIZATION TECHNIQUES FOR 1V 1GHz CMOS LOW-NOISE AMPLIFIERS DESIGN
    Khan, M. Zamin
    Wang, Yanjie
    Raut, R.
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 2, 2005, 2 : 177 - 180
  • [27] A new high efficiency CMOS voltage doubler
    Favrat, P
    Deval, P
    Declercq, MJ
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 259 - 262
  • [28] A high-efficiency CMOS voltage doubler
    Favrat, P
    Deval, P
    Declercq, MJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) : 410 - 416
  • [29] An improved voltage doubler in a standard CMOS technology
    Favrat, P
    Deval, P
    Declercq, MJ
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 249 - 252
  • [30] Design impact of positive temperature dependence of drain current in sub 1V CMOS VLSI's
    Kanda, Kouichi
    Nose, Kouichi
    Kawaguchi, Hiroshi
    Sakurai, Takayasu
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 563 - 566
12345