New Silicon Hard Mask Material Development for sub 5 nm Node

被引：3

作者：

Seko, Tomoaki ^{[1
]}

Kasai, Tatsuya ^{[1
]}

Serizawa, Ryuuichi ^{[1
]}

Dei, Satoshi ^{[2
]}

Sakai, Tatsuya ^{[1
]}

机构：

[1] JSR Corp, Semicond Mat Lab, Fine Elect Res Labs, 100 Kawajiri Cho, Yokaichi, Mie 5108552, Japan

[2] JSR Micro NV, Technol Laan 8, B-3001 Leuven, Belgium

来源：

ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXVI | 2019年 / 10960卷

关键词：

Si-C; Tri-layer process; SOG; Si-HM; SOC; EUV Lithography; Gap-Fill;

D O I：

10.1117/12.2518785

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

New spin-on silicon hard mask (Si-HM) material containing Si-C structure in main chain was developed to meet EUV lithography performance, etch requirements and non-lithography patterning applications at sub 5 nm node. New Si-HM material can be used as an alternative to traditional polysiloxane Si-HM. It showed 2.5X high resistance for oxygen etching compared to polysiloxane Si-HM structure due to low electronegative gap and higher silicon content. It can be chemically modified with various functional units, and photoresist adhesion control would be expected to improve. We also observed sensitivity improvement from EUV lithography tri-layer patterning process including new Si-HM. Wet strip-ability with DHF and refractive index at 193 nm were changed significantly for this new Si-HM before and after UV irradiation under air. It also showed excellent gap-fill performance at narrow pattern dimensions on our patterned wafers.

引用

页数：7

共 50 条

[21] Practical use of hard mask process to fabricate fine photomasks for 45nm node and beyond
Kushida, Yasuyuki
Handa, Hitoshi
Maruyama, Hiroshi
Abe, Yuuki
Fujimura, Yukihiro
Yokoyama, Toshifumi
EMLC 2008: 24TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2008, 6792 : XLV - LIV
[22] Practical use of hard mask process to fabricate fine photomasks for 45nm node and beyond
Kushida, Yasuyuki
Handa, Hitoshi
Maruyama, Hiroshi
Abe, Yuuki
Fujimura, Yukihiro
Yokoyama, Toshifurni
PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
[23] Optimization of EUV mask structures for mitigating the forbidden pitch in 5nm node
Ma, Ling
Dong, Lisong
Fan, Taian
Wei, Yayi
DTCO AND COMPUTATIONAL PATTERNING, 2022, 12052
[24] Investigation of Electrothermal Characteristics in Silicon Forksheet FETs for Sub-3-nm Node
Lim, Jaewan
Jeong, Jinsu
Lee, Junjong
Lee, Seunghwan
Lee, Sanguk
Ahn, Yonghwan
Baek, Rock-Hyun
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6132 - 6137
[25] Development of a complementary Phase Shift Mask process for 90nm node technology
Wang, RP
Philbin, C
Fu, CC
Wilkinson, B
24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 575 - 586
[26] Industrial 300mm trench first hard mask BEOL architecture for the 65nm node
Fox, Robert
Goldberg, C.
Sharma, B.G.
Reber, D.
Mueller, J.
Hinsinger, O.
Sabouret, E.
Verove, C.
Josse, E.
Monget, C.
Belmont, O.
Vannier, P.
Farcy, A.
Cregut, C.
Berger, T.
Besling, W.
Christie, P.
Van Hassel, J.
Jacquemin, J.-P.
Humbert, A.
Bunel, D.
Mastromatteo, E.
European Semiconductor, 2005, 27 (09): : 28 - 30
[27] Line resistance behaviour in narrow lines patterned by a TiN hard mask spacer for 45 nm node interconnects
Besling, WFA
Broekaart, M
Arnal, V
Torres, J
MICROELECTRONIC ENGINEERING, 2004, 76 (1-4) : 167 - 174
[28] High etching selectivity of spin-on-carbon hard mask process for 22nm node and beyond
Iwao, Fumiko
Shimura, Satoru
Kyouda, Hideharu
Oyama, Kenichi
Yamauchi, Shohei
Hara, Arisa
Natori, Sakurako
Yaegashi, Hidetami
ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIX, 2012, 8325
[29] Machine Learning Techniques for OPC Improvement at the Sub-5 nm Node
Kim, Changsoo
Lee, Seungjong
Park, Sangwoo
Chung, No-Young
Kim, Jungmin
Bang, Narae
Lee, Sanghwa
Lee, SooRyong
Boone, Robert
Li, Pengcheng
Chang, Jiyoon
Zhou, Xinxin
Kim, YoungMi
Oh, MinSu
Kim, Minsung
Gupta, Rachit
Ye, Jun
Baron, Stanislas
EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY XI, 2020, 11323
[30] Electrolytic Cobalt Fill of Sub-5 nm Node Interconnect Features
Wafula, F.
Wu, J.
Branagan, S.
Suzuki, H.
Gracias, A.
van Eisden, J.
2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 123 - 125

← 1 2 3 4 5 →