Fast modulo 2n-1 and 2n+1 adder using carry-chain on FPGA

被引:0
|
作者
Didier, Laurent-Stephane [1 ]
Jaulmes, Luc [2 ]
机构
[1] Univ Toulon & Var, Lab IMATH, La Garde, France
[2] Univ Politecn Cataluna, CNS, Barcelona Supercomp Ctr, Barcelona, Spain
关键词
Modular adder; carry-chain; FPGA; RNS; 2(n)-1 and 2(n)+1 moduli; MULTIPLICATION; IMPLEMENTATION; DESIGN;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Modular addition is a widely used operation in Residue Number System applications. Specific sets of moduli allow fast RNS operations such as binary conversions and multiplications. Most of them use modulo 2(n) - 1 and 2(n) + 1 additions. This paper presents four fast and small architectures for these specific moduli targeting modern FPGAs with fast carry chains. The use of this arithmetic dedicated feature allows fast and small modular adders. Our modulo 2(n) - 1 adders have a single zero representation. Our modulo 2(n) + 1 adders are designed for binary and diminished-one representation with and without zero value management.
引用
收藏
页码:1155 / 1159
页数:5
相关论文
共 50 条
  • [41] EFFICIENT ARCHITECTURES FOR MODULO 2n-1 SQUARERS
    Spyrou, A.
    Bakalis, D.
    Vergos, H. T.
    2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 687 - +
  • [42] An improved reverse converter for the moduli set {2n-1, 2n, 2n+1, 2n+1-1}
    Hosseinzadeh, Mehdi
    Molahosseini, Amir Sabbagh
    Navi, Keivan
    IEICE ELECTRONICS EXPRESS, 2008, 5 (17) : 672 - 677
  • [43] Modified Booth modulo 2n-1 multipliers
    Efstathiou, C
    Vergos, HT
    Nikolos, D
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (03) : 370 - 374
  • [44] Linear Approximations of Addition Modulo 2n-1
    Zhou, Chunfang
    Feng, Xiutao
    Wu, Chuankun
    FAST SOFTWARE ENCRYPTION (FSE 2011), 2011, 6733 : 359 - 377
  • [45] Area Efficient Memoryless Reverse Converter for New Four Moduli Set {2n-1, 2n-1, 2n+1, 22n+1,-1}
    Jaiswal, Ritesh Kumar
    Kumar, Raj
    Mishra, Ram Awadh
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (05)
  • [46] Efficient Reverse Converter Designs for the New 4-Moduli Sets {2n-1, 2n, 2n+1, 22n+1-1} and {2n-1, 2n+1, 22n, 22n+1} Based on New CRTs
    Molahosseini, Amir Sabbagh
    Navi, Keivan
    Dadkhah, Chitra
    Kavehei, Omid
    Timarchi, Somayeh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (04) : 823 - 835
  • [47] A Fast Low-Power Modulo 2n+1 Multiplier Design
    Modugu, Rajashekhar
    Choi, Minsu
    Park, Nohpill
    I2MTC: 2009 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3, 2009, : 924 - +
  • [48] Power-delay-area efficient modulo 2n+1 adder architecture for RNS
    Patel, RA
    Benaissa, M
    Boussakta, S
    Powell, N
    ELECTRONICS LETTERS, 2005, 41 (05) : 231 - 232
  • [49] Quantum Modular Adder over GF(2n-1) without Saving the Final Carry
    Kim, Aeyoung
    Cho, Seong-Min
    Seo, Chang-Bae
    Lee, Sokjoon
    Seo, Seung-Hyun
    APPLIED SCIENCES-BASEL, 2021, 11 (07):
  • [50] A Unified {2n-1, 2n, 2n+1} RNS Scaler with Dual Scaling Constants
    Low, Jeremy Yung Shern
    Tay, Thian Fatt
    Chang, Chip-Hong
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 296 - 299