Thermo-mechanical Reliability of Copper-filled and Polymer-filled Through Silicon Vias in 3D Interconnects

被引:0
|
作者
Gao, Xiang [1 ,2 ]
Chen, Run [1 ,2 ]
Wang, Xuefang [1 ,2 ]
Luo, Xiaobing [2 ,3 ]
Liu, Sheng [1 ,2 ]
机构
[1] Huazhong Univ Sci & Technol, Inst Microsyst, State Key Lab Digital Mfg Equipment & Technol, Sch Mech Sci & Engn, Wuhan 430074, Peoples R China
[2] Wuhan Natl Lab Optoelect, Div MOEMS, Wuhan 430074, Peoples R China
[3] Huazhong Univ Sci & Technol, Sch Energy & Power Engn, Wuhan 430074, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to its many advantages over traditional 3D packaging technology, through silicon via (TSVs) is being widely used. However, there are still a variety of obstacles hindering it from being developed rapidly. One of them is the huge thermal stress induced by big CTE mismatch between silicon and copper, which would even induce interfacial delamination. In this paper, thermal stress is evaluated first through FEA analysis and severe stress concentration (about 300MPa) is found at the corner of copper attached to SiO2 dielectric layer when TSV is under serious temperature drop. Then a polymer-filled TSV is introduced, in which the thin SiO2 dielectric layer is replaced by a thick polymer isolation layer, conformal copper plating is used to realize the connection and the remaining hole in the copper via is filled with polymer material, and the analytical results reveal that thermal stress can be greatly reduced. What's more, driving forces of both cracks in polymer-filled and copper-filled TSV are calculated under negative thermal loads to investigate whether and how a crack propagates if it is initiated at interface between silicon and copper. Only negative thermal loads are considered because it is found that strain energy release rate of a crack in polymer-filled TSV is much lower, but for the entire propagation process, phase angle is bigger than that of copper-filled one especially when the crack is short, showing that delamination in polymer-filled TSV is relatively tougher to initiate and propagate. Therefore, polymer-filled TSV has a higher thermo-mechanical reliability than the traditional TSV with wholly copper filled one. Furthermore, the effects of some factors, like polymer diameter, aspect ratio and copper diameter, on delamination are analyzed. It indicates that strain energy release rate increases greatly with increase of copper diameter and aspect ratio, but decreases when diameter of filled polymer increases.
引用
收藏
页码:2132 / 2137
页数:6
相关论文
共 50 条
  • [21] Thermo-mechanical Reliability Analysis of 3D Stacked-die Packaging with Through Silicon Via
    Chen, Zhaohui
    Song, Bin
    Wang, XueFang
    Liu, Sheng
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 102 - 107
  • [22] Clarification of Stress Field Measured by Multiwavelength Micro-Raman Spectroscopy in the Surrounding Silicon of Copper-Filled Through-Silicon Vias
    Chan, Yuen Sing
    Zhang, Xiaowu
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (06): : 1010 - 1014
  • [23] Thermo-Mechanical Reliability Assessment for 3D Through-Si Stacking
    Dudek, Rainer
    Braemer, Birgit
    Irsigler, Roland
    Rzepka, Sven
    Michel, Bernd
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 474 - 480
  • [24] Microstructure and Texture in Copper Filled Millimeter Scale Through Silicon Vias
    Kim, S-H
    Braun, T. M.
    Lee, H-J
    Moffat, T. P.
    Josell, D.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2022, 169 (03)
  • [25] Measurement of temperature-dependent stress in copper-filled silicon vias using polarized Raman spectroscopy
    Sugie, Ryuichi
    Kosaka, Kenichi
    Seki, Hirofumi
    Hashimoto, Hideki
    Yoshikawa, Masanobu
    JOURNAL OF APPLIED PHYSICS, 2013, 114 (23)
  • [26] Thermo-mechanical characterization of copper through-wafer interconnects
    Miranda, Peter A.
    Moll, Amy J.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 844 - +
  • [27] LED Packaging using Silicon Substrate with Cavities for Phosphor Printing and Copper-filled TSVs for 3D Interconnection
    Zhang, Rong
    Lee, S. W. Ricky
    Xiao, David Guowei
    Chen, Haiying
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1616 - 1621
  • [28] The interfacial thermo-mechanical reliability of 3D memory-chip stacking with through silicon via array
    Yuwen, Hui-Hui
    Qin, Hong-Bo
    Zhou, Min-Bo
    Zhang, Xin-Ping
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [29] Modeling and Simulation for the Thermo-mechanical Interfacial Reliability of Through-silicon-via for 3D IC Integration
    Jiang, Hao
    Cao, Gang
    Luo, Zhang
    Xu, Chunlin
    Li, Cao
    Wang, Guoping
    Liu, Sheng
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 2263 - 2269
  • [30] ELECTROMAGNETIC MODELING OF MASSIVELY COUPLED THROUGH SILICON VIAS FOR 3D INTERCONNECTS
    Wu, Boping
    Gu, Xiaoxiong
    Tsang, Leung
    Ritter, Mark B.
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2011, 53 (06) : 1204 - 1206