共 50 条
- [21] Thermo-mechanical Reliability Analysis of 3D Stacked-die Packaging with Through Silicon Via 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 102 - 107
- [22] Clarification of Stress Field Measured by Multiwavelength Micro-Raman Spectroscopy in the Surrounding Silicon of Copper-Filled Through-Silicon Vias IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (06): : 1010 - 1014
- [23] Thermo-Mechanical Reliability Assessment for 3D Through-Si Stacking EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 474 - 480
- [26] Thermo-mechanical characterization of copper through-wafer interconnects 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 844 - +
- [27] LED Packaging using Silicon Substrate with Cavities for Phosphor Printing and Copper-filled TSVs for 3D Interconnection 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1616 - 1621
- [28] The interfacial thermo-mechanical reliability of 3D memory-chip stacking with through silicon via array 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
- [29] Modeling and Simulation for the Thermo-mechanical Interfacial Reliability of Through-silicon-via for 3D IC Integration 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 2263 - 2269