Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications

被引:6
|
作者
Janveja, Meenali [1 ]
Paul, Bikram [1 ]
Trivedi, Gaurav [1 ]
Vijayakanthi, Gonella [2 ]
Agrawal, Astha [2 ]
Jan, Pidanic [3 ]
Nemec, Zdenek [3 ]
机构
[1] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati, India
[2] NIT Rourkela, Dept Elect & Instrumentat Engn, Rourkela, Odisha, India
[3] Univ Pardubice, Dept Elect Engn, Pardubice, Czech Republic
关键词
Cryptography; AES; FPGA; ECG signal; Folding; Xilinx; ZedBoard; HIGH-THROUGHPUT; PERFORMANCE EVALUATION; FPGA IMPLEMENTATION; ALGORITHM;
D O I
10.1109/radioelektronika49387.2020.9092417
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cryptography has an important role in securing information which has gained prominence due to the digitization. Exchange of sensitive personal data such as medical information tends to take place frequently throughout the globe; therefore, protecting data from unauthorized adversary access is imperative. Advanced encryption standard (AES) algorithm is one of the algorithms which is broadly employed because of its exemplary security and usage in extensive applications. This research proposes a modified folded pipelined architecture of an AES algorithm for resources constraint applications. The folding transformation controls the circuit functionalities by time-multiplexing operations to a single functional unit and reduces its area considerably. The proposed architecture is implemented using fewer resources, hence, improves area and the power requirements as compared to the conventional algorithm. The work presented in this paper is applicable for encrypting and decrypting personalized Electrocardiograph (ECG) signals for secure transmission. The architecture proposed in this paper reduces the area requirements by 83% and power by 96.8% enabling its hardware implementation more efficient than the conventional AES. Due to its low power and area requirements, the architecture presented in this paper can be used for portable Internet of things (IoT) applications as well.
引用
收藏
页码:29 / 34
页数:6
相关论文
共 50 条
  • [21] Power Management in Low-Power MCUs for Energy IoT Applications
    Lin, Ling
    Tang, Zhong
    Tan, Nianxiong
    Xiao, Xiaohui
    JOURNAL OF SENSORS, 2020, 2020
  • [22] Low-Power Signal Processing Devices for Portable ECG Detection
    Lee, Shuenn-Yuh
    Cheng, Chih-Jen
    Wang, Cheng-Pin
    Kao, Wei-Chun
    2008 30TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-8, 2008, : 1683 - 1686
  • [23] Design of Low-Power ECG Sampling and Compression Circuit
    Zhao, Zuoqin
    Nai, Yufei
    Yu, Zhiguo
    Xu, Xin
    Cao, Xiaoyang
    Gu, Xiaofeng
    APPLIED SCIENCES-BASEL, 2023, 13 (05):
  • [24] Low-Power Bluetooth-Enabled Electrocardiogram (ECG) Devices: Design, Performance, and Applications
    Wang, Haili
    Zhang, Yixiang
    Zhang, Junqin
    Nian, Yongyao
    PROCEEDINGS OF 2023 4TH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL INTELLIGENCE FOR MEDICINE SCIENCE, ISAIMS 2023, 2023, : 125 - 129
  • [25] Automatic Modulation Classification for low-power IoT applications
    Mondino-Llermanos, Yasmin R.
    Corral-Briones, Graciela
    IEEE LATIN AMERICA TRANSACTIONS, 2024, 22 (03) : 204 - 212
  • [26] Low-Power Embedded ReRAM Technology for IoT Applications
    Ueki, M.
    Takeuchi, K.
    Yamamoto, T.
    Tanabe, A.
    Ikarashi, N.
    Saitoh, M.
    Nagumo, T.
    Sunamura, H.
    Narihiro, M.
    Uejima, K.
    Masuzaki, K.
    Furutake, N.
    Saito, S.
    Yabe, Y.
    Mitsuiki, A.
    Takeda, K.
    Hase, T.
    Hayashi, Y.
    2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
  • [27] Low-Power Embedded ReRAM Technology for IoT Applications
    Ueki, M.
    Takeuchi, K.
    Yamamoto, T.
    Tanabe, A.
    Ikarashi, N.
    Saitoh, M.
    Nagumo, T.
    Sunamura, H.
    Narihiro, M.
    Uejima, K.
    Masuzaki, K.
    Furutake, N.
    Saito, S.
    Yabe, Y.
    Mitsuiki, A.
    Takeda, K.
    Hase, T.
    Hayashi, Y.
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [28] 2.4 GHz BLE Receiver With Power-Efficient Quadrature RF-to-Baseband-Current-Reuse Architecture for Low-Power IoT Applications
    Park, Beomyu
    Kwon, Kuduck
    IEEE ACCESS, 2021, 9 : 62734 - 62744
  • [29] Low-Power Reconfigurable Architecture of Elliptic Curve Cryptography for IoT
    Hu, Xianghong
    Huang, Hongmin
    Zheng, Xin
    Liu, Yuan
    Xiong, Xiaoming
    IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (11): : 643 - 650
  • [30] An Instruction Set Architecture for Low-power, Dynamic IoT Communication
    Muzaffar, Shahzad
    Elfadel, Ibrahim M.
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 37 - 42