Effective implementations of multi-dimensional radix-2 FFT

被引：3
|
作者：
Yamamoto, S [1 ]
机构：
[1] Univ Tokyo, Dept Appl Phys, Bunkyo Ku, Tokyo 1138656, Japan
来源：
COMPUTER PHYSICS COMMUNICATIONS | 2000年 / 125卷 / 1-3期
关键词：
FFT; multi-dimension; radix-2; RISC; vector super computer;
D O I：
10.1016/S0010-4655(99)00456-7
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
The Fast Fourier Transform (FFT), is well known as a fast method for the Discrete Fourier Transform (DFT), and the calculation time is in proportion to N log N, where N is the system size. But unfortunately, inappropriate implementation with no care for the structure of the target machine increases the proportional coefficient by a factor of 10. We propose effective implementations in the case of multi-dimensional radix-2 FFT for the recent RISC workstation and the vector-type supercomputer, respectively. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：1 / 7
页数：7
相关论文
共 50 条
  • [41] ASIC Design of Radix-2,8-Point FFT Processor
    Kulkarni, Prasad
    Hogade, B. G.
    Kulkarni, Vidula
    Turku, Varsha
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2021, 80 (03): : 230 - 238
  • [42] New Algorithm for Design of Low Complexity Twiddle Factor Multipliers in Radix-2 FFT
    Chen, Jiajia
    Ding, Jiatao
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 958 - 961
  • [43] Implementation of a new fast PN code-acquisition using radix-2 FFT
    Jin, Jun-Kun
    Wu, Shi-Liang
    Li, Ju
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2005, 27 (11): : 1957 - 1960
  • [44] Radix-2 decimation-in-frequency algorithm for the computation of the real-valued FFT
    Sekhar, BR
    Prabhu, KMM
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (04) : 1181 - 1184
  • [45] VLSI Architecture for Reversible Radix-2 FFT using Modified Carry Select Adder
    Ranjan, Abhay Kumar
    Singh, Ompal
    Nemade, Sandip
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 102 - 106
  • [46] RADIX-2 FFT-PIPELINE ARCHITECTURE WITH REDUCED NOISE-TO-SIGNAL RATIO
    STORN, R
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 1994, 141 (02): : 81 - 86
  • [47] Design of a Novel Radix-2 Floating-point FFT Processor Based on FPGA
    Liu, Zhengyan
    Zheng, Enrang
    Ma, Lingkun
    2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL I, 2010, : 577 - 580
  • [48] Design of a Novel Radix-2 Floating-Point FFT Processor Based on FPGA
    Liu, Zhengyan
    Zheng, Enrang
    Ma, Lingkun
    PROCEEDINGS OF THE 2011 INTERNATIONAL CONFERENCE ON INFORMATICS, CYBERNETICS, AND COMPUTER ENGINEERING (ICCE2011), VOL 1: INTELLIGENT CONTROL AND NETWORK COMMUNICATION, 2011, 110 (01): : 609 - 615
  • [49] A new ROMless twiddle factor generator for radix-2 1024-point FFT
    Li, JC
    Yang, HZ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 828 - 831
  • [50] Characteristic Analysis of 1024-Point Quantized Radix-2 FFT/IFFT Processor
    Teymourzadeh, Rozita
    Abigo, Memtode Jim
    Hong, Mok Vee
    2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 664 - 668
12345