Effective implementations of multi-dimensional radix-2 FFT

被引：3
|
作者：
Yamamoto, S [1 ]
机构：
[1] Univ Tokyo, Dept Appl Phys, Bunkyo Ku, Tokyo 1138656, Japan
来源：
COMPUTER PHYSICS COMMUNICATIONS | 2000年 / 125卷 / 1-3期
关键词：
FFT; multi-dimension; radix-2; RISC; vector super computer;
D O I：
10.1016/S0010-4655(99)00456-7
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
The Fast Fourier Transform (FFT), is well known as a fast method for the Discrete Fourier Transform (DFT), and the calculation time is in proportion to N log N, where N is the system size. But unfortunately, inappropriate implementation with no care for the structure of the target machine increases the proportional coefficient by a factor of 10. We propose effective implementations in the case of multi-dimensional radix-2 FFT for the recent RISC workstation and the vector-type supercomputer, respectively. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：1 / 7
页数：7
相关论文
共 50 条
  • [31] Area and Frequency optimized 1024 point Radix-2 FFT Processor on FPGA
    Kumar, Vinay M.
    Selvakumar, David A.
    Sobha, P. M.
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [32] Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units
    Qian, Zhuo
    Margala, Martin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (09) : 3008 - 3012
  • [33] An FPGA implementation and performance analysis between Radix-2 and Radix-4 of 4096 point FFT
    Abbas, Zaid Ali
    Sulaiman, Nasri B.
    Yunus, Nurul Amziah Md
    Hasan, Wan Zuha Wan
    Ahmed, Mohammed K.
    2018 IEEE 5TH INTERNATIONAL CONFERENCE ON SMART INSTRUMENTATION, MEASUREMENT AND APPLICATION (ICSIMA), 2018,
  • [34] Twiddle Factor Complexity Analysis of Radix-2 FFT Algorithms for Pipelined Architectures
    Qureshi, Fahad
    Takala, Jarmo
    2017 FIFTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2017, : 1034 - 1037
  • [35] Memory-efficient Radix-2 FFT Processor using CORDIC Algorithm
    Bansal, Puneet
    Dhaliwal, B. S.
    Gill, S. S.
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [36] Parallel Pipelined FFT Architecture for Real Valued Signals using Radix-2
    Mali, Shivaraja kumar
    Lakkannavar, Manjunath C.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1277 - 1281
  • [37] Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT Algorithm
    Keerthan, Harsha
    Qadeer, Shaik
    Azeemuddin, Syed
    Khan, Zafar
    2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018), 2018, : 21 - 26
  • [38] Two Families of Radix-2 FFT Algorithms With Ordered Input and Output Data
    Marti-Puig, Pere
    IEEE SIGNAL PROCESSING LETTERS, 2009, 16 (1-3) : 65 - 68
  • [39] VLSI Architecture for FFT using Radix-2 Butterfly of Complex Valued Data
    Ali, Kausar
    Rawat, Paresh
    2017 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2017,
  • [40] FREQUENCY-RESPONSE ESTIMATES USING DISCRETE SIGNALS AND RADIX-2 FFT
    GOLTEN, JW
    RYLEY, A
    MATTERSON, AJ
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1978, 125 (09): : 891 - 894
12345