SOI technology for the GHz era

被引:131
|
作者
Shahidi, GG [1 ]
机构
[1] IBM Corp, Microelect Div, E Fishkill Facil, Hopewell Jct, NY 12533 USA
关键词
CMOS integrated circuits - Embedded systems - Microprocessor chips - Semiconductor device structures - Static random access storage;
D O I
10.1147/rd.462.0121
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Silicon-on-insulator (SOI) CMOS offers a 20-35% performance gain over bulk CMOS. High-performance microprocessors using SOI CMOS have been commercially available since 1998. As the technology moves to the 0.13-mum generation, SOI is being used by more companies, and its application is spreading to lower-end microprocessors and SRAMs. In this paper, after giving a short history of SOI in IBM, we describe the reasons for performance improvement with SOI, and its scalability to the 0.1-mum generation and beyond. Some of the recent applications of SOI in high-end microprocessors and its upcoming uses in low-power, radio-frequency (rf) CMOS, embedded DRAM (EDRAM), and the integration of vertical SiGe bipolar devices on SOI are described. As we move to the 0.1-mum generation and beyond, SOI is expected to be the technology of choice for system-on-a-chip applications which require high-performance CMOS, low-power, embedded memory, and bipolar devices.
引用
收藏
页码:121 / 131
页数:11
相关论文
共 50 条
  • [41] Overview of SOI materials technology in China
    CHEN Meng
    Shanghai Institute of Microsystemand Information Technology
    NuclearScienceandTechniques, 2005, (06) : 330 - 334
  • [42] Development of SOI pixel process technology
    Arai, Y.
    Miyoshi, T.
    Unno, Y.
    Tsuboyama, T.
    Terada, S.
    Ikegami, Y.
    Ichimiya, R.
    Kohriki, T.
    Tauchi, K.
    Ikemoto, Y.
    Fujita, Y.
    Uchida, T.
    Hara, K.
    Miyake, H.
    Kochiyama, M.
    Sega, T.
    Hanagaki, K.
    Hirose, M.
    Uchida, J.
    Onuki, Y.
    Horii, Y.
    Yamamoto, H.
    Tsuru, T.
    Matsumoto, H.
    Ryu, S. G.
    Takashima, R.
    Takeda, A.
    Ikeda, H.
    Kobayashi, D.
    Wada, T.
    Nagata, H.
    Hatsui, T.
    Kudo, T.
    Taketani, A.
    Kameshima, T.
    Hirono, T.
    Yabashi, M.
    Furukawa, Y.
    Battaglia, M.
    Denes, P.
    Vu, C.
    Contarato, D.
    Giubilato, P.
    Kim, T. S.
    Ohno, M.
    Fukuda, K.
    Kurachi, I.
    Okihara, M.
    Kuriyama, N.
    Motoyoshi, M.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 636 : S31 - S36
  • [43] Technology of partially depleted CMOS/SOI
    Liu, Xin-Yu
    Sun, Hai-Feng
    Chen, Huan-Zhang
    Hu, Huan-Zhang
    Hai, Chao-He
    Liu, Zhong-Li
    He, Zhi-Jing
    Wu, De-Xin
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (06): : 806 - 810
  • [44] Fully depleted SOI (FDSOI) technology
    Kangguo Cheng
    Ali Khakifirooz
    Science China Information Sciences, 2016, 59
  • [45] LATERAL ISOLATION IN SOI CMOS TECHNOLOGY
    HAOND, M
    LENEEL, O
    SOLID STATE TECHNOLOGY, 1991, 34 (07) : 47 - 52
  • [46] SOI materials for mainstream CMOS technology
    Maszara, WP
    Dockerty, R
    Gondran, CFH
    Vasudev, PK
    PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1997, 97 (23): : 15 - 26
  • [47] An SDR Duplex Filter in SOI Technology
    Pourakbar, Mohammadreza
    Eslampanah, Raheleh
    Faulkner, Michael
    Tormanen, Markus
    Sjoland, Henrik
    2014 1ST AUSTRALIAN MICROWAVE SYMPOSIUM (AMS), 2014, : 29 - 30
  • [48] A stacked CMOS technology on SOI substrate
    Zhang, SD
    Han, RQ
    Lin, XN
    Wu, XS
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) : 661 - 663
  • [49] THE STATE-OF-THE-ART IN SOI TECHNOLOGY
    STANLEY, TD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (06) : 1346 - 1349
  • [50] MOS scaling crisis and SOI technology
    Yoshimi, M
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 637 - 642