共 50 条
- [31] A 3D Multi-layer CMOS-RRAM Accelerator for Multi-layer Machine Learning (Invited) 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 186 - 188
- [32] A 3D Prototyping Chip based on a wafer-level Stacking Technology PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 416 - 420
- [35] LayerPaint: A Multi-Layer Interactive 3D Painting Interface CHI2010: PROCEEDINGS OF THE 28TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, VOLS 1-4, 2010, : 811 - 820
- [36] Floor Plan Design for 3D Multi-Layer Substrate IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 615 - 618