共 50 条
- [1] System-level design techniques for throughput and power optimization of multiprocessor SoC architectures VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 39 - 45
- [2] Towards a framework for system-level design of multiprocessor SoC platforms for media processing 16th International Conference on Application-Specific Systems, Architecture and Processors, Proceedings, 2005, : 65 - 72
- [3] An efficient cooperative design framework for SOC on-chip communication architecture system-level design COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN III, 2007, 4402 : 118 - +
- [4] Communication Modeling for System-Level Design ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
- [5] System-level HW/SW co-simulation framework for multiprocessor and multithread SoC 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 177 - 180
- [7] An improved methodology for system-level point-to-point communication architecture synthesis in SOC design 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 192 - 195
- [8] <bold>Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology</bold> RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 75 - +
- [9] A system-level perspective for efficient NoC design 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2590 - 2594
- [10] Automatic communication refinement for system level design 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 300 - 305