Computation and communication refinement for multiprocessor SoC design: A system-level perspective

被引:9
|
作者
Marculescu, Radu [1 ]
Ogras, Umit Y. [1 ]
Zamora, Nicholas H. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
design; performance; embedded systems; energy optimization; performance analysis; Markov chains; communication; traffic; systems-on-chip; networks-on-chip; prototype;
D O I
10.1145/1142980.1142983
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Continuous advancements in semiconductor technology enable the design of complex systems-on-chips (SoCs) composed of tens or hundreds of IP cores. At the same time, the applications that need to run on such platforms have become increasingly complex and have tight power and performance requirements. Achieving a satisfactory design quality under these circumstances is only possible when both computation and communication refinement are performed efficiently, in an automated and synergistic manner. Consequently, formal and disciplined system-level design methodologies are in great demand for future multiprocessor design. This article provides a broad overview of some fundamental research issues and state-of-the-art solutions concerning both computation and communication aspects of system-level design. The methodology we advocate consists of developing abstract application and platform models, followed by application mapping onto the target platform, and then optimizing the overall system via performance analysis. In addition, a communication refinement step is critical for optimizing the communication infrastructure in this multiprocessor setup. Finally, simulation and prototyping can be used for accurate performance evaluation purposes.
引用
收藏
页码:564 / 592
页数:29
相关论文
共 50 条
  • [1] System-level design techniques for throughput and power optimization of multiprocessor SoC architectures
    Srinivasan, K
    Telkar, N
    Ramamurthi, V
    Chatha, KS
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 39 - 45
  • [2] Towards a framework for system-level design of multiprocessor SoC platforms for media processing
    Chakraborty, S
    16th International Conference on Application-Specific Systems, Architecture and Processors, Proceedings, 2005, : 65 - 72
  • [3] An efficient cooperative design framework for SOC on-chip communication architecture system-level design
    Niu, Yawen
    Bian, Jiman
    Wang, Haili
    Tong, Kun
    COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN III, 2007, 4402 : 118 - +
  • [4] Communication Modeling for System-Level Design
    Kahng, Andrew B.
    Samadi, Kambiz
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
  • [5] System-level HW/SW co-simulation framework for multiprocessor and multithread SoC
    Chung, MK
    Yang, S
    Lee, SH
    Kyung, CM
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 177 - 180
  • [6] Formal refinement checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Doucet, F
    Gupta, R
    FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 243 - 273
  • [7] An improved methodology for system-level point-to-point communication architecture synthesis in SOC design
    Hsieh, HY
    Chen, BW
    Wang, TC
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 192 - 195
  • [8] <bold>Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology</bold>
    Moss, Laurent
    Cantin, Marc-Andre
    Bois, Guy
    Aboulhamid, El Mostapha
    RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 75 - +
  • [9] A system-level perspective for efficient NoC design
    Kumar, Amit
    Agarwal, Niket
    Peh, Li-Shiuan
    Jha, Niraj K.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2590 - 2594
  • [10] Automatic communication refinement for system level design
    Abdi, S
    Shin, D
    Gajski, D
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 300 - 305