A scaleable, radiation hardened shallow trench isolation

被引:59
|
作者
Brady, FT [1 ]
Maimon, JD [1 ]
Hurt, MJ [1 ]
机构
[1] Lockheed Martin Space Elect & Commun, Manassas, VA 20110 USA
关键词
D O I
10.1109/23.819162
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Shallow Trench Isolation (STI)is rapidly replacing LOCOS (LOCal Oxidation of Silcon) as the device isolation process of choice. However, little work has been done to characterize the radiation-hardness capability of devices built with STI. In this paper, some of the basics of STI devices are examined, such as the radiation response of unhardened STI devices. We discuss several issues affecting the total dose hardness of unhardened STI. These issues have critical implications for the hardness of CMOS built using STI in commercial foundries. Finally, data from hardened STI devices are presented. Total dose hardened STI devices are demonstrated on devices with gate widths down to 0.5 um.
引用
收藏
页码:1836 / 1840
页数:5
相关论文
共 50 条
  • [41] Electrical analysis of mechanical stress induced by shallow trench isolation
    Gallon, C
    Reimbold, G
    Ghibaudo, G
    Bianchi, RA
    Gwoziecki, R
    Raynaud, C
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 359 - 362
  • [42] IMPROVED SHALLOW TRENCH ISOLATION FOR SUB-HALFMICRON CMOS
    CABANAL, JP
    HAOND, M
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 651 - 654
  • [43] Mechanisms of circular defects for shallow trench isolation oxide deposition
    Lan, JK
    Wang, YL
    Liu, CP
    Chao, CG
    Ay, CY
    Liu, CW
    Cheng, YL
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2003, 21 (05): : 2098 - 2104
  • [44] A novel shallow trench isolation with mini-spacer technology
    Yeh, WK
    Lin, T
    Chen, CM
    Chou, JW
    Sun, SW
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2300 - 2305
  • [45] Active corner engineering in the process integration for shallow trench isolation
    Balasubramanian, N
    Johnson, E
    Peidous, IV
    Ming, S
    Sundaresan, R
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (02): : 700 - 705
  • [46] An improved process, metrology and methodology for shallow trench isolation etch
    Gaddam, S
    Baum, C
    2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97
  • [47] A novel T-shaped shallow trench isolation technology
    Hong, SH
    Ahn, DH
    Park, MH
    Kang, HK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2616 - 2620
  • [48] Nanotopography effects on chemical mechanical polishing for shallow trench isolation
    Lee, B
    Gan, T
    Boning, D
    Hester, P
    Poduje, N
    Baylies, W
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 425 - 432
  • [49] Economic evaluation of various shallow trench isolation module options
    Berman, MJ
    Kalpathy-Cramer, J
    Kirchner, E
    CHEMICAL MECHANICAL PLANARIZATION IN IC DEVICE MANUFACTURING III, PROCEEDINGS, 2000, 99 (37): : 22 - 29
  • [50] Shallow trench isolation liners and their role in reducing lattice strains
    Floresca, Herman C.
    Wang, J. G.
    Kim, M. J.
    Smythe, J. A.
    APPLIED PHYSICS LETTERS, 2008, 93 (14)