A scaleable, radiation hardened shallow trench isolation

被引：59

作者：

Brady, FT ^{[1
]}

Maimon, JD ^{[1
]}

Hurt, MJ ^{[1
]}

机构：

[1] Lockheed Martin Space Elect & Commun, Manassas, VA 20110 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1999年 / 46卷 / 06期

关键词：

D O I：

10.1109/23.819162

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Shallow Trench Isolation (STI)is rapidly replacing LOCOS (LOCal Oxidation of Silcon) as the device isolation process of choice. However, little work has been done to characterize the radiation-hardness capability of devices built with STI. In this paper, some of the basics of STI devices are examined, such as the radiation response of unhardened STI devices. We discuss several issues affecting the total dose hardness of unhardened STI. These issues have critical implications for the hardness of CMOS built using STI in commercial foundries. Finally, data from hardened STI devices are presented. Total dose hardened STI devices are demonstrated on devices with gate widths down to 0.5 um.

引用

页码：1836 / 1840

页数：5

共 50 条

[21] Sphere defects prevention on Shallow Trench Isolation etch
Meng, LTD
Swee, GI
Bonar, J
Wei, LY
Han, H
Jin, KH
Wei, PC
ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 476 - 478
[22] Shallow Trench Isolation Chemical Mechanical Planarization: A Review
Srinivasan, Ramanathan
Dandu, Pradeep V. R.
Babu, S. V.
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2015, 4 (11) : P5029 - P5039
[23] Flash EEPROM cells using shallow trench isolation
Guillaumot, B
SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
[24] Avoiding furnace slip in the era of shallow trench isolation
Stephens, AE
SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 774 - 785
[25] Photoresist chemical mechanical polishing for shallow trench isolation
Itoh, Akio
Imai, Masahiko
Arimoto, Yoshihiro
Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1998, 37 (4 A): : 1697 - 1700
[26] Roles of sidewall oxidation in the devices with shallow trench isolation
Pyi, SH
Yeo, IS
Weon, DH
Kim, YB
Kim, HS
Lee, SK
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (08) : 384 - 386
[27] One step effective planarization of shallow trench isolation
Chiou, HW
Chen, LJ
PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 199 - 201
[28] A Radiation-Hardened Trench Power MOSFET for Aerospace Applications
Yang, Feng
Wu, Hao
Fu, Xiaojun
Xiang, Fan
Zheng, Zhi
Xiang, Fei
2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 463 - 467
[29] Radiation-induced shallow trench isolation leakage in 180-nm flash memory technology
Ning, Bingxu
Zhang, Zhengxuan
Liu, Zhangli
Hu, Zhiyuan
Chen, Ming
Bi, Dawei
Zou, Shichang
MICROELECTRONICS RELIABILITY, 2012, 52 (01) : 130 - 136
[30] Electrical Analysis of Mechanical Stress Induced by Shallow Trench Isolation
Jiang, Yanfeng
Ju, Jiaxin
2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1155 - 1158

← 1 2 3 4 5 →