Tradsoff routing resource runtime and quality in buffered routing

被引:0
|
作者
Tang, XP [1 ]
Wong, MDF [1 ]
机构
[1] Cadence Design Syst, San Jose, CA 95134 USA
关键词
D O I
10.1109/ASPDAC.2004.1337613
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the wide use of hard macros and IP blocks in design, buffered routing (simultaneous routing and buffer insertion) becomes unavoidable. Routing resource allocation and distribution are serious concerns in buffered routing of deep submicron design. The capability of capturing the tradeoff between routing resource cost and signal delay is crucial in practice since the resource overuse of min-delay solution may cause congestion problem (congestion also means over-inserting buffers). However, many existing algorithms are mainly designed to minimize signal delay. In the paper, we first study the problem of minimizing the linear combination of delay and cost, and extend the graph-based algorithm in [10] to solve it. We then show that a variant of the algorithm can solve other problems such as maximizing delay reduction to cost ratio, minimizing routing cost subject to a delay constraint, and minimizing delay subject to the cost not exceeding a given budget. We also develop a hierarchical approach to buffered routing construction for problems with large number of sinks to tradeoff solution quality and runtime.
引用
收藏
页码:430 / 433
页数:4
相关论文
共 50 条
  • [1] Runtime reconfigurable routing
    Brebner, G
    Donlin, A
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 25 - 30
  • [2] Compact buffered routing architecture
    Lodi, A
    Giansante, R
    Chiesa, C
    Ciccarelli, L
    Campi, F
    Toma, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 179 - 188
  • [3] DETERMINISTIC ROUTING TO BUFFERED CHANNELS
    ROSBERG, Z
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1986, 34 (05) : 504 - 507
  • [4] Hierarchical buffered routing tree generation
    Salek, AH
    Lou, J
    Pedram, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (05) : 554 - 567
  • [5] A Runtime Optimization Approach for FPGA Routing
    Wang, Dekui
    Duan, Zhenhua
    Tian, Cong
    Huang, Bohu
    Zhang, Nan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (08) : 1706 - 1710
  • [6] Generalized quality-of-service routing with resource allocation
    Bashandy, AR
    Chong, EKP
    Ghafoor, A
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2005, 23 (02) : 450 - 463
  • [7] Runtime and Routing Security Policy Verification for Enhanced Quality of Service of IoT Networks
    Papachristou, Konstantinos
    Theodorou, Traianos
    Papadopoulos, Stavros
    Protogerou, Aikaterini
    Drosou, Anastasios
    Tzovaras, Dimitrios
    2019 GLOBAL IOT SUMMIT (GIOTS), 2019,
  • [8] BWR--buffered wormhole routing switching
    Xiao, X.Q.
    Jiang, Y.Q.
    Jin, S.Y.
    He, H.J.
    Jisuanji Xuebao/Chinese Journal of Computers, 2001, 24 (01): : 78 - 83
  • [9] Cost-effective buffered wormhole routing
    Ge, JM
    PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, PROCEEDINGS, 2004, 3358 : 666 - 676
  • [10] Buffered Based Routing and Resiliency Approach for WMN
    Rathee, Geetanjali
    Mundra, Ankit
    Rakesh, Nitin
    Ghrera, S. P.
    2013 INTERNATIONAL CONFERENCE ON HUMAN COMPUTER INTERACTIONS (ICHCI), 2013,